1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
;; These test functions previously triggered the following error when emitting machine code:
;; LLVM ERROR: Attempting to emit UCVTFv1i64 instruction but the Feature_HasNEON predicate(s) are not met
; RUN: llc -mtriple=aarch64 -mattr=+neon,+fullfp16,+alternate-sextload-cvt-f32-pattern < %s | FileCheck %s --check-prefixes=CHECK,NEON-ENABLED
; RUN: llc -mtriple=aarch64 -mattr=-neon,+fullfp16,+alternate-sextload-cvt-f32-pattern < %s | FileCheck %s --check-prefixes=CHECK,NEON-DISABLED
;; Emit an object file so that verifyPredicates is called (it is not used for ASM output).
; RUN: llc -mtriple=aarch64 -mattr=-neon,+fullfp16 -o /dev/null %s --asm-show-inst -filetype=obj
define double @ui8_to_double(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: ui8_to_double:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr b0, [x0]
; NEON-ENABLED-NEXT: ucvtf d0, d0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: ui8_to_double:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldrb w8, [x0]
; NEON-DISABLED-NEXT: ucvtf d0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i8, ptr %i, align 1
%conv = uitofp i8 %ld to double
ret double %conv
}
define float @ui8_to_float(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: ui8_to_float:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr b0, [x0]
; NEON-ENABLED-NEXT: ucvtf s0, s0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: ui8_to_float:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldrb w8, [x0]
; NEON-DISABLED-NEXT: ucvtf s0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i8, ptr %i, align 1
%conv = uitofp i8 %ld to float
ret float %conv
}
define half @ui8_to_half(ptr %i, ptr %f) {
; CHECK-LABEL: ui8_to_half:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldrb w8, [x0]
; CHECK-NEXT: ucvtf h0, w8
; CHECK-NEXT: ret
entry:
%ld = load i8, ptr %i, align 1
%conv = uitofp i8 %ld to half
ret half %conv
}
define double @ui16_to_double(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: ui16_to_double:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr h0, [x0]
; NEON-ENABLED-NEXT: ucvtf d0, d0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: ui16_to_double:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldrh w8, [x0]
; NEON-DISABLED-NEXT: ucvtf d0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i16, ptr %i, align 1
%conv = uitofp i16 %ld to double
ret double %conv
}
define float @ui16_to_float(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: ui16_to_float:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr h0, [x0]
; NEON-ENABLED-NEXT: ucvtf s0, s0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: ui16_to_float:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldrh w8, [x0]
; NEON-DISABLED-NEXT: ucvtf s0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i16, ptr %i, align 1
%conv = uitofp i16 %ld to float
ret float %conv
}
define half @ui16_to_half(ptr %i, ptr %f) {
; CHECK-LABEL: ui16_to_half:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldrh w8, [x0]
; CHECK-NEXT: ucvtf h0, w8
; CHECK-NEXT: ret
entry:
%ld = load i16, ptr %i, align 1
%conv = uitofp i16 %ld to half
ret half %conv
}
define double @ui32_to_double(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: ui32_to_double:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr s0, [x0]
; NEON-ENABLED-NEXT: ucvtf d0, d0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: ui32_to_double:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldr w8, [x0]
; NEON-DISABLED-NEXT: ucvtf d0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i32, ptr %i, align 1
%conv = uitofp i32 %ld to double
ret double %conv
}
define float @ui32_to_float(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: ui32_to_float:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr s0, [x0]
; NEON-ENABLED-NEXT: ucvtf s0, s0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: ui32_to_float:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldr w8, [x0]
; NEON-DISABLED-NEXT: ucvtf s0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i32, ptr %i, align 1
%conv = uitofp i32 %ld to float
ret float %conv
}
define half @ui32_to_half(ptr %i, ptr %f) {
; CHECK-LABEL: ui32_to_half:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldr w8, [x0]
; CHECK-NEXT: ucvtf h0, w8
; CHECK-NEXT: ret
entry:
%ld = load i32, ptr %i, align 1
%conv = uitofp i32 %ld to half
ret half %conv
}
define double @ui64_to_double(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: ui64_to_double:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr d0, [x0]
; NEON-ENABLED-NEXT: ucvtf d0, d0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: ui64_to_double:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldr x8, [x0]
; NEON-DISABLED-NEXT: ucvtf d0, x8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i64, ptr %i, align 1
%conv = uitofp i64 %ld to double
ret double %conv
}
define float @ui64_to_float(ptr %i, ptr %f) {
; CHECK-LABEL: ui64_to_float:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldr x8, [x0]
; CHECK-NEXT: ucvtf s0, x8
; CHECK-NEXT: ret
entry:
%ld = load i64, ptr %i, align 1
%conv = uitofp i64 %ld to float
ret float %conv
}
define half @ui64_to_half(ptr %i, ptr %f) {
; CHECK-LABEL: ui64_to_half:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldr x8, [x0]
; CHECK-NEXT: ucvtf h0, x8
; CHECK-NEXT: ret
entry:
%ld = load i64, ptr %i, align 1
%conv = uitofp i64 %ld to half
ret half %conv
}
define double @si8_to_double(ptr %i, ptr %f) {
; CHECK-LABEL: si8_to_double:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldrsb w8, [x0]
; CHECK-NEXT: scvtf d0, w8
; CHECK-NEXT: ret
entry:
%ld = load i8, ptr %i, align 1
%conv = sitofp i8 %ld to double
ret double %conv
}
define float @si8_to_float(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: si8_to_float:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr b0, [x0]
; NEON-ENABLED-NEXT: sshll v0.8h, v0.8b, #0
; NEON-ENABLED-NEXT: sshll v0.4s, v0.4h, #0
; NEON-ENABLED-NEXT: scvtf s0, s0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: si8_to_float:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldrsb w8, [x0]
; NEON-DISABLED-NEXT: scvtf s0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i8, ptr %i, align 1
%conv = sitofp i8 %ld to float
ret float %conv
}
define half @si8_to_half(ptr %i, ptr %f) {
; CHECK-LABEL: si8_to_half:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldrsb w8, [x0]
; CHECK-NEXT: scvtf h0, w8
; CHECK-NEXT: ret
entry:
%ld = load i8, ptr %i, align 1
%conv = sitofp i8 %ld to half
ret half %conv
}
define double @si16_to_double(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: si16_to_double:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr h0, [x0]
; NEON-ENABLED-NEXT: sshll v0.4s, v0.4h, #0
; NEON-ENABLED-NEXT: sshll v0.2d, v0.2s, #0
; NEON-ENABLED-NEXT: scvtf d0, d0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: si16_to_double:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldrsh w8, [x0]
; NEON-DISABLED-NEXT: scvtf d0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i16, ptr %i, align 1
%conv = sitofp i16 %ld to double
ret double %conv
}
define float @si16_to_float(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: si16_to_float:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr h0, [x0]
; NEON-ENABLED-NEXT: sshll v0.4s, v0.4h, #0
; NEON-ENABLED-NEXT: scvtf s0, s0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: si16_to_float:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldrsh w8, [x0]
; NEON-DISABLED-NEXT: scvtf s0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i16, ptr %i, align 1
%conv = sitofp i16 %ld to float
ret float %conv
}
define half @si16_to_half(ptr %i, ptr %f) {
; CHECK-LABEL: si16_to_half:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldrsh w8, [x0]
; CHECK-NEXT: scvtf h0, w8
; CHECK-NEXT: ret
entry:
%ld = load i16, ptr %i, align 1
%conv = sitofp i16 %ld to half
ret half %conv
}
define double @si32_to_double(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: si32_to_double:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr s0, [x0]
; NEON-ENABLED-NEXT: sshll v0.2d, v0.2s, #0
; NEON-ENABLED-NEXT: scvtf d0, d0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: si32_to_double:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldr w8, [x0]
; NEON-DISABLED-NEXT: scvtf d0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i32, ptr %i, align 1
%conv = sitofp i32 %ld to double
ret double %conv
}
define float @si32_to_float(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: si32_to_float:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr s0, [x0]
; NEON-ENABLED-NEXT: scvtf s0, s0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: si32_to_float:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldr w8, [x0]
; NEON-DISABLED-NEXT: scvtf s0, w8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i32, ptr %i, align 1
%conv = sitofp i32 %ld to float
ret float %conv
}
define half @si32_to_half(ptr %i, ptr %f) {
; CHECK-LABEL: si32_to_half:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldr w8, [x0]
; CHECK-NEXT: scvtf h0, w8
; CHECK-NEXT: ret
entry:
%ld = load i32, ptr %i, align 1
%conv = sitofp i32 %ld to half
ret half %conv
}
define double @si64_to_double(ptr %i, ptr %f) {
; NEON-ENABLED-LABEL: si64_to_double:
; NEON-ENABLED: // %bb.0: // %entry
; NEON-ENABLED-NEXT: ldr d0, [x0]
; NEON-ENABLED-NEXT: scvtf d0, d0
; NEON-ENABLED-NEXT: ret
;
; NEON-DISABLED-LABEL: si64_to_double:
; NEON-DISABLED: // %bb.0: // %entry
; NEON-DISABLED-NEXT: ldr x8, [x0]
; NEON-DISABLED-NEXT: scvtf d0, x8
; NEON-DISABLED-NEXT: ret
entry:
%ld = load i64, ptr %i, align 1
%conv = sitofp i64 %ld to double
ret double %conv
}
define float @si64_to_float(ptr %i, ptr %f) {
; CHECK-LABEL: si64_to_float:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldr x8, [x0]
; CHECK-NEXT: scvtf s0, x8
; CHECK-NEXT: ret
entry:
%ld = load i64, ptr %i, align 1
%conv = sitofp i64 %ld to float
ret float %conv
}
define half @si64_to_half(ptr %i, ptr %f) {
; CHECK-LABEL: si64_to_half:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ldr x8, [x0]
; CHECK-NEXT: scvtf h0, x8
; CHECK-NEXT: ret
entry:
%ld = load i64, ptr %i, align 1
%conv = sitofp i64 %ld to half
ret half %conv
}
|
