1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc -mtriple=aarch64-none-linux-gnu < %s -o - | FileCheck %s
define <16 x i8> @shl_v16i8(<16 x i8> %a) {
; CHECK-LABEL: shl_v16i8:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add v0.16b, v0.16b, v0.16b
; CHECK-NEXT: ret
entry:
%add.i = shl <16 x i8> %a, <i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1>
ret <16 x i8> %add.i
}
define <8 x i16> @shl_v8i16(<8 x i16> %a) {
; CHECK-LABEL: shl_v8i16:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add v0.8h, v0.8h, v0.8h
; CHECK-NEXT: ret
entry:
%add.i = shl <8 x i16> %a, <i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>
ret <8 x i16> %add.i
}
define <4 x i32> @shl_v4i32(<4 x i32> %a) {
; CHECK-LABEL: shl_v4i32:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add v0.4s, v0.4s, v0.4s
; CHECK-NEXT: ret
entry:
%add.i = shl <4 x i32> %a, <i32 1, i32 1, i32 1, i32 1>
ret <4 x i32> %add.i
}
define <2 x i64> @shl_v2i64(<2 x i64> %a) {
; CHECK-LABEL: shl_v2i64:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add v0.2d, v0.2d, v0.2d
; CHECK-NEXT: ret
entry:
%add.i = shl <2 x i64> %a, <i64 1, i64 1>
ret <2 x i64> %add.i
}
define <8 x i8> @shl_v8i8(<8 x i8> %a) {
; CHECK-LABEL: shl_v8i8:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add v0.8b, v0.8b, v0.8b
; CHECK-NEXT: ret
entry:
%add.i = shl <8 x i8> %a, <i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1>
ret <8 x i8> %add.i
}
define <4 x i16> @shl_v4i16(<4 x i16> %a) {
; CHECK-LABEL: shl_v4i16:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add v0.4h, v0.4h, v0.4h
; CHECK-NEXT: ret
entry:
%add.i = shl <4 x i16> %a, <i16 1, i16 1, i16 1, i16 1>
ret <4 x i16> %add.i
}
define <2 x i32> @shl_v2i32(<2 x i32> %a) {
; CHECK-LABEL: shl_v2i32:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: add v0.2s, v0.2s, v0.2s
; CHECK-NEXT: ret
entry:
%add.i = shl <2 x i32> %a, <i32 1, i32 1>
ret <2 x i32> %add.i
}
define <8 x i16> @sshll_v8i8(<8 x i8> %a) {
; CHECK-LABEL: sshll_v8i8:
; CHECK: // %bb.0:
; CHECK-NEXT: sshll v0.8h, v0.8b, #1
; CHECK-NEXT: ret
%1 = sext <8 x i8> %a to <8 x i16>
%tmp = shl <8 x i16> %1, <i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>
ret <8 x i16> %tmp
}
define <4 x i32> @sshll_v4i16(<4 x i16> %a) {
; CHECK-LABEL: sshll_v4i16:
; CHECK: // %bb.0:
; CHECK-NEXT: sshll v0.4s, v0.4h, #1
; CHECK-NEXT: ret
%1 = sext <4 x i16> %a to <4 x i32>
%tmp = shl <4 x i32> %1, <i32 1, i32 1, i32 1, i32 1>
ret <4 x i32> %tmp
}
define <2 x i64> @sshll_v2i32(<2 x i32> %a) {
; CHECK-LABEL: sshll_v2i32:
; CHECK: // %bb.0:
; CHECK-NEXT: sshll v0.2d, v0.2s, #1
; CHECK-NEXT: ret
%1 = sext <2 x i32> %a to <2 x i64>
%tmp = shl <2 x i64> %1, <i64 1, i64 1>
ret <2 x i64> %tmp
}
define <8 x i16> @ushll_v8i8(<8 x i8> %a) {
; CHECK-LABEL: ushll_v8i8:
; CHECK: // %bb.0:
; CHECK-NEXT: ushll v0.8h, v0.8b, #1
; CHECK-NEXT: ret
%1 = zext <8 x i8> %a to <8 x i16>
%tmp = shl <8 x i16> %1, <i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>
ret <8 x i16> %tmp
}
define <4 x i32> @ushll_v4i16(<4 x i16> %a) {
; CHECK-LABEL: ushll_v4i16:
; CHECK: // %bb.0:
; CHECK-NEXT: ushll v0.4s, v0.4h, #1
; CHECK-NEXT: ret
%1 = zext <4 x i16> %a to <4 x i32>
%tmp = shl <4 x i32> %1, <i32 1, i32 1, i32 1, i32 1>
ret <4 x i32> %tmp
}
define <2 x i64> @ushll_v2i32(<2 x i32> %a) {
; CHECK-LABEL: ushll_v2i32:
; CHECK: // %bb.0:
; CHECK-NEXT: ushll v0.2d, v0.2s, #1
; CHECK-NEXT: ret
%1 = zext <2 x i32> %a to <2 x i64>
%tmp = shl <2 x i64> %1, <i64 1, i64 1>
ret <2 x i64> %tmp
}
|
