File: br-constant-invalid-sgpr-copy.ll

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-22
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,799,624 kB
  • sloc: cpp: 6,428,607; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,889; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (138 lines) | stat: -rw-r--r-- 4,177 bytes parent folder | download | duplicates (10)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -global-isel -O0 -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 < %s | FileCheck -check-prefix=WAVE64 %s
; RUN: llc -global-isel -O0 -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1031 < %s | FileCheck -check-prefix=WAVE32 %s

; This was mishandling the constant true and false values used as a
; scalar branch condition.

define void @br_false() {
; WAVE64-LABEL: br_false:
; WAVE64:       ; %bb.0: ; %.exit
; WAVE64-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; WAVE64-NEXT:  .LBB0_1: ; %bb0
; WAVE64-NEXT:    ; =>This Inner Loop Header: Depth=1
; WAVE64-NEXT:    s_mov_b32 s4, 1
; WAVE64-NEXT:    s_cmp_lg_u32 s4, 0
; WAVE64-NEXT:    s_cbranch_scc1 .LBB0_1
; WAVE64-NEXT:  ; %bb.2: ; %.exit5
; WAVE64-NEXT:    s_setpc_b64 s[30:31]
;
; WAVE32-LABEL: br_false:
; WAVE32:       ; %bb.0: ; %.exit
; WAVE32-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; WAVE32-NEXT:  .LBB0_1: ; %bb0
; WAVE32-NEXT:    ; =>This Inner Loop Header: Depth=1
; WAVE32-NEXT:    s_mov_b32 s4, 1
; WAVE32-NEXT:    s_cmp_lg_u32 s4, 0
; WAVE32-NEXT:    s_cbranch_scc1 .LBB0_1
; WAVE32-NEXT:  ; %bb.2: ; %.exit5
; WAVE32-NEXT:    s_setpc_b64 s[30:31]
.exit:
  br label %bb0

bb0:
  br i1 false, label %.exit5, label %bb0

.exit5:
  ret void
}

define void @br_true() {
; WAVE64-LABEL: br_true:
; WAVE64:       ; %bb.0: ; %.exit
; WAVE64-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; WAVE64-NEXT:  .LBB1_1: ; %bb0
; WAVE64-NEXT:    ; =>This Inner Loop Header: Depth=1
; WAVE64-NEXT:    s_mov_b32 s4, 0
; WAVE64-NEXT:    s_cmp_lg_u32 s4, 0
; WAVE64-NEXT:    s_cbranch_scc1 .LBB1_1
; WAVE64-NEXT:  ; %bb.2: ; %.exit5
; WAVE64-NEXT:    s_setpc_b64 s[30:31]
;
; WAVE32-LABEL: br_true:
; WAVE32:       ; %bb.0: ; %.exit
; WAVE32-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; WAVE32-NEXT:  .LBB1_1: ; %bb0
; WAVE32-NEXT:    ; =>This Inner Loop Header: Depth=1
; WAVE32-NEXT:    s_mov_b32 s4, 0
; WAVE32-NEXT:    s_cmp_lg_u32 s4, 0
; WAVE32-NEXT:    s_cbranch_scc1 .LBB1_1
; WAVE32-NEXT:  ; %bb.2: ; %.exit5
; WAVE32-NEXT:    s_setpc_b64 s[30:31]
.exit:
  br label %bb0

bb0:
  br i1 true, label %.exit5, label %bb0

.exit5:
  ret void
}

define void @br_undef() {
; WAVE64-LABEL: br_undef:
; WAVE64:       ; %bb.0: ; %.exit
; WAVE64-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; WAVE64-NEXT:  .LBB2_1: ; %bb0
; WAVE64-NEXT:    ; =>This Inner Loop Header: Depth=1
; WAVE64-NEXT:    ; implicit-def: $sgpr4
; WAVE64-NEXT:    s_and_b32 s4, s4, 1
; WAVE64-NEXT:    s_cmp_lg_u32 s4, 0
; WAVE64-NEXT:    s_cbranch_scc1 .LBB2_1
; WAVE64-NEXT:  ; %bb.2: ; %.exit5
; WAVE64-NEXT:    s_setpc_b64 s[30:31]
;
; WAVE32-LABEL: br_undef:
; WAVE32:       ; %bb.0: ; %.exit
; WAVE32-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; WAVE32-NEXT:  .LBB2_1: ; %bb0
; WAVE32-NEXT:    ; =>This Inner Loop Header: Depth=1
; WAVE32-NEXT:    ; implicit-def: $sgpr4
; WAVE32-NEXT:    s_and_b32 s4, s4, 1
; WAVE32-NEXT:    s_cmp_lg_u32 s4, 0
; WAVE32-NEXT:    s_cbranch_scc1 .LBB2_1
; WAVE32-NEXT:  ; %bb.2: ; %.exit5
; WAVE32-NEXT:    s_setpc_b64 s[30:31]
.exit:
  br label %bb0

bb0:
  br i1 undef, label %.exit5, label %bb0

.exit5:
  ret void
}

define void @br_poison() {
; WAVE64-LABEL: br_poison:
; WAVE64:       ; %bb.0: ; %.exit
; WAVE64-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; WAVE64-NEXT:  .LBB3_1: ; %bb0
; WAVE64-NEXT:    ; =>This Inner Loop Header: Depth=1
; WAVE64-NEXT:    ; implicit-def: $sgpr4
; WAVE64-NEXT:    s_and_b32 s4, s4, 1
; WAVE64-NEXT:    s_cmp_lg_u32 s4, 0
; WAVE64-NEXT:    s_cbranch_scc1 .LBB3_1
; WAVE64-NEXT:  ; %bb.2: ; %.exit5
; WAVE64-NEXT:    s_setpc_b64 s[30:31]
;
; WAVE32-LABEL: br_poison:
; WAVE32:       ; %bb.0: ; %.exit
; WAVE32-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; WAVE32-NEXT:  .LBB3_1: ; %bb0
; WAVE32-NEXT:    ; =>This Inner Loop Header: Depth=1
; WAVE32-NEXT:    ; implicit-def: $sgpr4
; WAVE32-NEXT:    s_and_b32 s4, s4, 1
; WAVE32-NEXT:    s_cmp_lg_u32 s4, 0
; WAVE32-NEXT:    s_cbranch_scc1 .LBB3_1
; WAVE32-NEXT:  ; %bb.2: ; %.exit5
; WAVE32-NEXT:    s_setpc_b64 s[30:31]
.exit:
  br label %bb0

bb0:
  br i1 poison, label %.exit5, label %bb0

.exit5:
  ret void
}