1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -march=amdgcn -mcpu=tahiti -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=GCN %s
--- |
define void @reloc_constant_sgpr32() { ret void }
define void @reloc_constant_vgpr32() { ret void }
declare i32 @llvm.amdgcn.reloc.constant(metadata)
!0 = !{!"arst"}
...
---
name: reloc_constant_sgpr32
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0:
; GCN-LABEL: name: reloc_constant_sgpr32
; GCN: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 target-flags(amdgpu-abs32-lo) @arst
; GCN-NEXT: $sgpr0 = COPY [[S_MOV_B32_]]
; GCN-NEXT: S_ENDPGM 0, implicit $sgpr0
%0:sgpr(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.reloc.constant), !0
$sgpr0 = COPY %0
S_ENDPGM 0, implicit $sgpr0
...
---
name: reloc_constant_vgpr32
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0:
; GCN-LABEL: name: reloc_constant_vgpr32
; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 target-flags(amdgpu-abs32-lo) @arst, implicit $exec
; GCN-NEXT: $vgpr0 = COPY [[V_MOV_B32_e32_]]
; GCN-NEXT: S_ENDPGM 0, implicit $vgpr0
%0:vgpr(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.reloc.constant), !0
$vgpr0 = COPY %0
S_ENDPGM 0, implicit $vgpr0
...
|
