File: back-off-barrier-subtarget-feature.ll

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-22
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,799,624 kB
  • sloc: cpp: 6,428,607; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,889; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (118 lines) | stat: -rw-r--r-- 5,484 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck --check-prefixes=GFX9-NO-BACKOFF %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx90a -verify-machineinstrs < %s | FileCheck --check-prefixes=GFX9-BACKOFF %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx940 -verify-machineinstrs < %s | FileCheck --check-prefixes=GFX9-BACKOFF %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx90a -mattr=-back-off-barrier -verify-machineinstrs < %s | FileCheck --check-prefixes=GFX9-NO-BACKOFF %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1010 -verify-machineinstrs < %s | FileCheck --check-prefixes=GFX10-BACKOFF %s
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1100 -verify-machineinstrs < %s | FileCheck --check-prefixes=GFX11-BACKOFF %s

; Subtargets must wait for outstanding memory instructions before a barrier if
; they cannot back off of the barrier.

define void @back_off_barrier_no_fence(ptr %in, ptr %out) #0 {
; GFX9-NO-BACKOFF-LABEL: back_off_barrier_no_fence:
; GFX9-NO-BACKOFF:       ; %bb.0:
; GFX9-NO-BACKOFF-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NO-BACKOFF-NEXT:    flat_load_dword v0, v[0:1]
; GFX9-NO-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX9-NO-BACKOFF-NEXT:    s_barrier
; GFX9-NO-BACKOFF-NEXT:    flat_store_dword v[2:3], v0
; GFX9-NO-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX9-NO-BACKOFF-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-BACKOFF-LABEL: back_off_barrier_no_fence:
; GFX9-BACKOFF:       ; %bb.0:
; GFX9-BACKOFF-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-BACKOFF-NEXT:    flat_load_dword v0, v[0:1]
; GFX9-BACKOFF-NEXT:    s_barrier
; GFX9-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX9-BACKOFF-NEXT:    flat_store_dword v[2:3], v0
; GFX9-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX9-BACKOFF-NEXT:    s_setpc_b64 s[30:31]
;
; GFX10-BACKOFF-LABEL: back_off_barrier_no_fence:
; GFX10-BACKOFF:       ; %bb.0:
; GFX10-BACKOFF-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX10-BACKOFF-NEXT:    flat_load_dword v0, v[0:1]
; GFX10-BACKOFF-NEXT:    s_barrier
; GFX10-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX10-BACKOFF-NEXT:    flat_store_dword v[2:3], v0
; GFX10-BACKOFF-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-BACKOFF-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-BACKOFF-LABEL: back_off_barrier_no_fence:
; GFX11-BACKOFF:       ; %bb.0:
; GFX11-BACKOFF-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-BACKOFF-NEXT:    flat_load_b32 v0, v[0:1]
; GFX11-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX11-BACKOFF-NEXT:    s_barrier
; GFX11-BACKOFF-NEXT:    flat_store_b32 v[2:3], v0
; GFX11-BACKOFF-NEXT:    s_waitcnt lgkmcnt(0)
; GFX11-BACKOFF-NEXT:    s_setpc_b64 s[30:31]
  %load = load i32, ptr %in
  call void @llvm.amdgcn.s.barrier()
  store i32 %load, ptr %out
  ret void
}

define void @back_off_barrier_with_fence(ptr %in, ptr %out) #0 {
; GFX9-NO-BACKOFF-LABEL: back_off_barrier_with_fence:
; GFX9-NO-BACKOFF:       ; %bb.0:
; GFX9-NO-BACKOFF-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NO-BACKOFF-NEXT:    flat_load_dword v0, v[0:1]
; GFX9-NO-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX9-NO-BACKOFF-NEXT:    s_barrier
; GFX9-NO-BACKOFF-NEXT:    s_waitcnt lgkmcnt(0)
; GFX9-NO-BACKOFF-NEXT:    flat_store_dword v[2:3], v0
; GFX9-NO-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX9-NO-BACKOFF-NEXT:    s_setpc_b64 s[30:31]
;
; GFX9-BACKOFF-LABEL: back_off_barrier_with_fence:
; GFX9-BACKOFF:       ; %bb.0:
; GFX9-BACKOFF-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-BACKOFF-NEXT:    flat_load_dword v0, v[0:1]
; GFX9-BACKOFF-NEXT:    s_waitcnt lgkmcnt(0)
; GFX9-BACKOFF-NEXT:    s_barrier
; GFX9-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX9-BACKOFF-NEXT:    flat_store_dword v[2:3], v0
; GFX9-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX9-BACKOFF-NEXT:    s_setpc_b64 s[30:31]
;
; GFX10-BACKOFF-LABEL: back_off_barrier_with_fence:
; GFX10-BACKOFF:       ; %bb.0:
; GFX10-BACKOFF-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX10-BACKOFF-NEXT:    flat_load_dword v0, v[0:1]
; GFX10-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX10-BACKOFF-NEXT:    s_waitcnt_vscnt null, 0x0
; GFX10-BACKOFF-NEXT:    s_barrier
; GFX10-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX10-BACKOFF-NEXT:    s_waitcnt_vscnt null, 0x0
; GFX10-BACKOFF-NEXT:    buffer_gl0_inv
; GFX10-BACKOFF-NEXT:    flat_store_dword v[2:3], v0
; GFX10-BACKOFF-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-BACKOFF-NEXT:    s_setpc_b64 s[30:31]
;
; GFX11-BACKOFF-LABEL: back_off_barrier_with_fence:
; GFX11-BACKOFF:       ; %bb.0:
; GFX11-BACKOFF-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX11-BACKOFF-NEXT:    flat_load_b32 v0, v[0:1]
; GFX11-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX11-BACKOFF-NEXT:    s_waitcnt_vscnt null, 0x0
; GFX11-BACKOFF-NEXT:    s_barrier
; GFX11-BACKOFF-NEXT:    s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX11-BACKOFF-NEXT:    s_waitcnt_vscnt null, 0x0
; GFX11-BACKOFF-NEXT:    buffer_gl0_inv
; GFX11-BACKOFF-NEXT:    flat_store_b32 v[2:3], v0
; GFX11-BACKOFF-NEXT:    s_waitcnt lgkmcnt(0)
; GFX11-BACKOFF-NEXT:    s_setpc_b64 s[30:31]
  %load = load i32, ptr %in
  fence syncscope("workgroup") release
  call void @llvm.amdgcn.s.barrier()
  fence syncscope("workgroup") acquire
  store i32 %load, ptr %out
  ret void
}

declare void @llvm.amdgcn.s.barrier()

attributes #0 = { nounwind }