1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc -march=amdgcn -mcpu=gfx600 < %s | FileCheck %s -check-prefixes=GFX6789,GFX678,GFX689,GFX67,GFX6
; RUN: llc -march=amdgcn -mcpu=gfx700 < %s | FileCheck %s -check-prefixes=GFX6789,GFX678,GFX67,GFX7
; RUN: llc -march=amdgcn -mcpu=gfx801 < %s | FileCheck %s -check-prefixes=GFX6789,GFX678,GFX689,GFX89
; RUN: llc -march=amdgcn -mcpu=gfx900 < %s | FileCheck %s -check-prefixes=GFX6789,GFX689,GFX89,GFX9
define amdgpu_cs void @test_sink_smem_offset_400(ptr addrspace(4) inreg %ptr, i32 inreg %val) {
; GFX67-LABEL: test_sink_smem_offset_400:
; GFX67: ; %bb.0: ; %entry
; GFX67-NEXT: .LBB0_1: ; %loop
; GFX67-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX67-NEXT: s_waitcnt lgkmcnt(0)
; GFX67-NEXT: s_load_dword s3, s[0:1], 0x64
; GFX67-NEXT: s_add_i32 s2, s2, -1
; GFX67-NEXT: s_cmp_lg_u32 s2, 0
; GFX67-NEXT: s_cbranch_scc1 .LBB0_1
; GFX67-NEXT: ; %bb.2: ; %end
; GFX67-NEXT: s_endpgm
;
; GFX89-LABEL: test_sink_smem_offset_400:
; GFX89: ; %bb.0: ; %entry
; GFX89-NEXT: .LBB0_1: ; %loop
; GFX89-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX89-NEXT: s_waitcnt lgkmcnt(0)
; GFX89-NEXT: s_load_dword s3, s[0:1], 0x190
; GFX89-NEXT: s_add_i32 s2, s2, -1
; GFX89-NEXT: s_cmp_lg_u32 s2, 0
; GFX89-NEXT: s_cbranch_scc1 .LBB0_1
; GFX89-NEXT: ; %bb.2: ; %end
; GFX89-NEXT: s_endpgm
entry:
%gep = getelementptr i8, ptr addrspace(4) %ptr, i64 400
br label %loop
loop:
%count = phi i32 [ %dec, %loop ], [ %val, %entry ]
%dec = sub i32 %count, 1
%load = load volatile i32, ptr addrspace(4) %gep
%cond = icmp eq i32 %dec, 0
br i1 %cond, label %end, label %loop
end:
ret void
}
define amdgpu_cs void @test_sink_smem_offset_4000(ptr addrspace(4) inreg %ptr, i32 inreg %val) {
; GFX6-LABEL: test_sink_smem_offset_4000:
; GFX6: ; %bb.0: ; %entry
; GFX6-NEXT: s_add_u32 s0, s0, 0xfa0
; GFX6-NEXT: s_addc_u32 s1, s1, 0
; GFX6-NEXT: .LBB1_1: ; %loop
; GFX6-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
; GFX6-NEXT: s_load_dword s3, s[0:1], 0x0
; GFX6-NEXT: s_add_i32 s2, s2, -1
; GFX6-NEXT: s_cmp_lg_u32 s2, 0
; GFX6-NEXT: s_cbranch_scc1 .LBB1_1
; GFX6-NEXT: ; %bb.2: ; %end
; GFX6-NEXT: s_endpgm
;
; GFX7-LABEL: test_sink_smem_offset_4000:
; GFX7: ; %bb.0: ; %entry
; GFX7-NEXT: .LBB1_1: ; %loop
; GFX7-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX7-NEXT: s_waitcnt lgkmcnt(0)
; GFX7-NEXT: s_load_dword s3, s[0:1], 0x3e8
; GFX7-NEXT: s_add_i32 s2, s2, -1
; GFX7-NEXT: s_cmp_lg_u32 s2, 0
; GFX7-NEXT: s_cbranch_scc1 .LBB1_1
; GFX7-NEXT: ; %bb.2: ; %end
; GFX7-NEXT: s_endpgm
;
; GFX89-LABEL: test_sink_smem_offset_4000:
; GFX89: ; %bb.0: ; %entry
; GFX89-NEXT: .LBB1_1: ; %loop
; GFX89-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX89-NEXT: s_waitcnt lgkmcnt(0)
; GFX89-NEXT: s_load_dword s3, s[0:1], 0xfa0
; GFX89-NEXT: s_add_i32 s2, s2, -1
; GFX89-NEXT: s_cmp_lg_u32 s2, 0
; GFX89-NEXT: s_cbranch_scc1 .LBB1_1
; GFX89-NEXT: ; %bb.2: ; %end
; GFX89-NEXT: s_endpgm
entry:
%gep = getelementptr i8, ptr addrspace(4) %ptr, i64 4000
br label %loop
loop:
%count = phi i32 [ %dec, %loop ], [ %val, %entry ]
%dec = sub i32 %count, 1
%load = load volatile i32, ptr addrspace(4) %gep
%cond = icmp eq i32 %dec, 0
br i1 %cond, label %end, label %loop
end:
ret void
}
define amdgpu_cs void @test_sink_smem_offset_4000000(ptr addrspace(4) inreg %ptr, i32 inreg %val) {
; GFX689-LABEL: test_sink_smem_offset_4000000:
; GFX689: ; %bb.0: ; %entry
; GFX689-NEXT: s_add_u32 s0, s0, 0x3d0900
; GFX689-NEXT: s_addc_u32 s1, s1, 0
; GFX689-NEXT: .LBB2_1: ; %loop
; GFX689-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX689-NEXT: s_waitcnt lgkmcnt(0)
; GFX689-NEXT: s_load_dword s3, s[0:1], 0x0
; GFX689-NEXT: s_add_i32 s2, s2, -1
; GFX689-NEXT: s_cmp_lg_u32 s2, 0
; GFX689-NEXT: s_cbranch_scc1 .LBB2_1
; GFX689-NEXT: ; %bb.2: ; %end
; GFX689-NEXT: s_endpgm
;
; GFX7-LABEL: test_sink_smem_offset_4000000:
; GFX7: ; %bb.0: ; %entry
; GFX7-NEXT: .LBB2_1: ; %loop
; GFX7-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX7-NEXT: s_waitcnt lgkmcnt(0)
; GFX7-NEXT: s_load_dword s3, s[0:1], 0xf4240
; GFX7-NEXT: s_add_i32 s2, s2, -1
; GFX7-NEXT: s_cmp_lg_u32 s2, 0
; GFX7-NEXT: s_cbranch_scc1 .LBB2_1
; GFX7-NEXT: ; %bb.2: ; %end
; GFX7-NEXT: s_endpgm
entry:
%gep = getelementptr i8, ptr addrspace(4) %ptr, i64 4000000
br label %loop
loop:
%count = phi i32 [ %dec, %loop ], [ %val, %entry ]
%dec = sub i32 %count, 1
%load = load volatile i32, ptr addrspace(4) %gep
%cond = icmp eq i32 %dec, 0
br i1 %cond, label %end, label %loop
end:
ret void
}
define amdgpu_cs void @test_sink_smem_offset_40000000000(ptr addrspace(4) inreg %ptr, i32 inreg %val) {
; GFX6789-LABEL: test_sink_smem_offset_40000000000:
; GFX6789: ; %bb.0: ; %entry
; GFX6789-NEXT: s_add_u32 s0, s0, 0x502f9000
; GFX6789-NEXT: s_addc_u32 s1, s1, 9
; GFX6789-NEXT: .LBB3_1: ; %loop
; GFX6789-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX6789-NEXT: s_waitcnt lgkmcnt(0)
; GFX6789-NEXT: s_load_dword s3, s[0:1], 0x0
; GFX6789-NEXT: s_add_i32 s2, s2, -1
; GFX6789-NEXT: s_cmp_lg_u32 s2, 0
; GFX6789-NEXT: s_cbranch_scc1 .LBB3_1
; GFX6789-NEXT: ; %bb.2: ; %end
; GFX6789-NEXT: s_endpgm
entry:
%gep = getelementptr i8, ptr addrspace(4) %ptr, i64 40000000000
br label %loop
loop:
%count = phi i32 [ %dec, %loop ], [ %val, %entry ]
%dec = sub i32 %count, 1
%load = load volatile i32, ptr addrspace(4) %gep
%cond = icmp eq i32 %dec, 0
br i1 %cond, label %end, label %loop
end:
ret void
}
define amdgpu_cs void @test_sink_smem_offset_neg400(ptr addrspace(4) inreg %ptr, i32 inreg %val) {
; GFX678-LABEL: test_sink_smem_offset_neg400:
; GFX678: ; %bb.0: ; %entry
; GFX678-NEXT: s_add_u32 s0, s0, 0xfffffe70
; GFX678-NEXT: s_addc_u32 s1, s1, -1
; GFX678-NEXT: .LBB4_1: ; %loop
; GFX678-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX678-NEXT: s_waitcnt lgkmcnt(0)
; GFX678-NEXT: s_load_dword s3, s[0:1], 0x0
; GFX678-NEXT: s_add_i32 s2, s2, -1
; GFX678-NEXT: s_cmp_lg_u32 s2, 0
; GFX678-NEXT: s_cbranch_scc1 .LBB4_1
; GFX678-NEXT: ; %bb.2: ; %end
; GFX678-NEXT: s_endpgm
;
; GFX9-LABEL: test_sink_smem_offset_neg400:
; GFX9: ; %bb.0: ; %entry
; GFX9-NEXT: .LBB4_1: ; %loop
; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: s_load_dword s3, s[0:1], -0x190
; GFX9-NEXT: s_add_i32 s2, s2, -1
; GFX9-NEXT: s_cmp_lg_u32 s2, 0
; GFX9-NEXT: s_cbranch_scc1 .LBB4_1
; GFX9-NEXT: ; %bb.2: ; %end
; GFX9-NEXT: s_endpgm
entry:
%gep = getelementptr i8, ptr addrspace(4) %ptr, i64 -400
br label %loop
loop:
%count = phi i32 [ %dec, %loop ], [ %val, %entry ]
%dec = sub i32 %count, 1
%load = load volatile i32, ptr addrspace(4) %gep
%cond = icmp eq i32 %dec, 0
br i1 %cond, label %end, label %loop
end:
ret void
}
|
