1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx906 -verify-machineinstrs -verify-coalescing -run-pass=register-coalescer -o - %s | FileCheck %s
# The copy from %0 to %1 introduces liveness for %3.sub2. After
# coalescing, the use of %1.sub2 needs to be marked undef. The
# subregless copy previously did not consider the existing subregister
# on the use operand.
---
name: undef_subreg_use_after_full_copy_coalesce_0
tracksRegLiveness: true
body: |
bb.0:
; CHECK-LABEL: name: undef_subreg_use_after_full_copy_coalesce_0
; CHECK: undef %0.sub0:vreg_96 = V_MOV_B32_e32 0, implicit $exec
; CHECK-NEXT: dead %0.sub1:vreg_96 = V_MOV_B32_e32 0, implicit $exec
; CHECK-NEXT: S_ENDPGM 0, implicit undef %0.sub2
undef %0.sub0:vreg_96 = V_MOV_B32_e32 0, implicit $exec
%0.sub1:vreg_96 = V_MOV_B32_e32 0, implicit $exec
%1:vreg_96 = COPY killed %0
S_ENDPGM 0, implicit %1.sub2
...
# Same, except coalesced copy has a subregister index that needs to be
# composed with the use index.
---
name: undef_subreg_use_after_full_copy_coalesce_composed
tracksRegLiveness: true
body: |
bb.0:
; CHECK-LABEL: name: undef_subreg_use_after_full_copy_coalesce_composed
; CHECK: undef %0.sub0:vreg_128 = V_MOV_B32_e32 0, implicit $exec
; CHECK-NEXT: dead %0.sub1:vreg_128 = V_MOV_B32_e32 0, implicit $exec
; CHECK-NEXT: [[DEF:%[0-9]+]]:vreg_64 = IMPLICIT_DEF
; CHECK-NEXT: S_ENDPGM 0, implicit [[DEF]].sub1
undef %0.sub0:vreg_128 = V_MOV_B32_e32 0, implicit $exec
%0.sub1:vreg_128 = V_MOV_B32_e32 0, implicit $exec
%1:vreg_128 = COPY killed %0
%2:vreg_64 = COPY killed %1.sub2_sub3
S_ENDPGM 0, implicit %2.sub1
...
# FIXME: Initial computed range is wrong for %0.sub2_sub3 and fails
# verifier.
# ---
# name: undef_subreg_use_after_full_copy_coalesce_composed2
# tracksRegLiveness: true
# body: |
# bb.0:
# undef %0.sub0:vreg_128 = V_MOV_B32_e32 0, implicit $exec
# %0.sub1:vreg_128 = V_MOV_B32_e32 0, implicit $exec
# %1:vreg_128 = COPY killed %0.sub2_sub3
# S_ENDPGM 0, implicit %1.sub1
# ...
---
name: undef_subreg_use_after_full_copy_coalesce_1
tracksRegLiveness: true
body: |
bb.0:
liveins: $vgpr0, $vgpr1, $vgpr2
; CHECK-LABEL: name: undef_subreg_use_after_full_copy_coalesce_1
; CHECK: liveins: $vgpr0, $vgpr1, $vgpr2
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: undef %2.sub0:vreg_96 = COPY $vgpr0
; CHECK-NEXT: %2.sub1:vreg_96 = COPY $vgpr1
; CHECK-NEXT: S_NOP 0, implicit undef %2.sub2
; CHECK-NEXT: S_NOP 0, implicit %2.sub1
; CHECK-NEXT: S_ENDPGM 0
%0:vgpr_32 = COPY killed $vgpr0
%1:vgpr_32 = COPY killed $vgpr1
undef %2.sub0:vreg_96 = COPY killed %0
%2.sub1:vreg_96 = COPY killed %1
%3:vreg_96 = COPY killed %2
S_NOP 0, implicit %3.sub2
S_NOP 0, implicit %3.sub1
S_ENDPGM 0
...
|
