File: unschedule-reg-sequence.ll

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-22
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,799,624 kB
  • sloc: cpp: 6,428,607; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,889; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (21 lines) | stat: -rw-r--r-- 640 bytes parent folder | download | duplicates (12) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 
; RUN: llc -verify-machineinstrs < %s
; Regression test for https://github.com/llvm/llvm-project/issues/58911

target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-none-unknown-eabi"

@a = dso_local global i64 0, align 8
@d = dso_local local_unnamed_addr global i32 0, align 4

define dso_local void @f() nounwind {
entry:
  store volatile i64 0, ptr @a, align 8
  %0 = load i32, ptr @d, align 4
  %tobool.not = icmp eq i32 %0, 0
  %conv = zext i32 %0 to i64
  %sub = sub nsw i64 0, %conv
  %cond = select i1 %tobool.not, i64 0, i64 %sub
  store volatile i64 %cond, ptr @a, align 8
  ret void
}