1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc < %s -mtriple=avr | FileCheck %s
define i8 @rotl8_1(i8 %x) {
; CHECK-LABEL: rotl8_1:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: lsl r24
; CHECK-NEXT: adc r24, r1
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshl.i8(i8 %x, i8 %x, i8 1)
ret i8 %0
}
define i8 @rotl8_3(i8 %x) {
; CHECK-LABEL: rotl8_3:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: swap r24
; CHECK-NEXT: bst r24, 0
; CHECK-NEXT: ror r24
; CHECK-NEXT: bld r24, 7
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshl.i8(i8 %x, i8 %x, i8 3)
ret i8 %0
}
define i8 @rotl8_5(i8 %x) {
; CHECK-LABEL: rotl8_5:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: swap r24
; CHECK-NEXT: lsl r24
; CHECK-NEXT: adc r24, r1
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshl.i8(i8 %x, i8 %x, i8 5)
ret i8 %0
}
define i8 @rotl8_7(i8 %x) {
; CHECK-LABEL: rotl8_7:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: bst r24, 0
; CHECK-NEXT: ror r24
; CHECK-NEXT: bld r24, 7
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshl.i8(i8 %x, i8 %x, i8 7)
ret i8 %0
}
define i8 @rotl8_dyn(i8 %x, i8 %y) {
; CHECK-LABEL: rotl8_dyn:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: andi r22, 7
; CHECK-NEXT: dec r22
; CHECK-NEXT: brmi .LBB4_2
; CHECK-NEXT: .LBB4_1: ; %start
; CHECK-NEXT: ; =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lsl r24
; CHECK-NEXT: adc r24, r1
; CHECK-NEXT: dec r22
; CHECK-NEXT: brpl .LBB4_1
; CHECK-NEXT: .LBB4_2: ; %start
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshl.i8(i8 %x, i8 %x, i8 %y)
ret i8 %0
}
define i8 @rotr8_1(i8 %x) {
; CHECK-LABEL: rotr8_1:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: bst r24, 0
; CHECK-NEXT: ror r24
; CHECK-NEXT: bld r24, 7
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshr.i8(i8 %x, i8 %x, i8 1)
ret i8 %0
}
define i8 @rotr8_3(i8 %x) {
; CHECK-LABEL: rotr8_3:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: swap r24
; CHECK-NEXT: lsl r24
; CHECK-NEXT: adc r24, r1
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshr.i8(i8 %x, i8 %x, i8 3)
ret i8 %0
}
define i8 @rotr8_5(i8 %x) {
; CHECK-LABEL: rotr8_5:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: swap r24
; CHECK-NEXT: bst r24, 0
; CHECK-NEXT: ror r24
; CHECK-NEXT: bld r24, 7
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshr.i8(i8 %x, i8 %x, i8 5)
ret i8 %0
}
define i8 @rotr8_7(i8 %x) {
; CHECK-LABEL: rotr8_7:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: lsl r24
; CHECK-NEXT: adc r24, r1
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshr.i8(i8 %x, i8 %x, i8 7)
ret i8 %0
}
define i8 @rotr8_dyn(i8 %x, i8 %y) {
; CHECK-LABEL: rotr8_dyn:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: andi r22, 7
; CHECK-NEXT: dec r22
; CHECK-NEXT: brmi .LBB9_2
; CHECK-NEXT: .LBB9_1: ; %start
; CHECK-NEXT: ; =>This Inner Loop Header: Depth=1
; CHECK-NEXT: bst r24, 0
; CHECK-NEXT: ror r24
; CHECK-NEXT: bld r24, 7
; CHECK-NEXT: dec r22
; CHECK-NEXT: brpl .LBB9_1
; CHECK-NEXT: .LBB9_2: ; %start
; CHECK-NEXT: ret
start:
%0 = call i8 @llvm.fshr.i8(i8 %x, i8 %x, i8 %y)
ret i8 %0
}
define i16 @rotl16(i16 %x) {
; CHECK-LABEL: rotl16:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: mov r18, r24
; CHECK-NEXT: mov r19, r25
; CHECK-NEXT: lsl r18
; CHECK-NEXT: rol r19
; CHECK-NEXT: lsl r18
; CHECK-NEXT: rol r19
; CHECK-NEXT: mov r24, r25
; CHECK-NEXT: swap r24
; CHECK-NEXT: andi r24, 15
; CHECK-NEXT: clr r25
; CHECK-NEXT: lsr r24
; CHECK-NEXT: lsr r24
; CHECK-NEXT: or r24, r18
; CHECK-NEXT: or r25, r19
; CHECK-NEXT: ret
start:
%0 = call i16 @llvm.fshl.i16(i16 %x, i16 %x, i16 2)
ret i16 %0
}
define i16 @rotr16(i16 %x) {
; CHECK-LABEL: rotr16:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: mov r18, r24
; CHECK-NEXT: mov r19, r25
; CHECK-NEXT: lsr r19
; CHECK-NEXT: ror r18
; CHECK-NEXT: lsr r19
; CHECK-NEXT: ror r18
; CHECK-NEXT: mov r25, r24
; CHECK-NEXT: swap r25
; CHECK-NEXT: andi r25, 240
; CHECK-NEXT: clr r24
; CHECK-NEXT: lsl r25
; CHECK-NEXT: lsl r25
; CHECK-NEXT: or r24, r18
; CHECK-NEXT: or r25, r19
; CHECK-NEXT: ret
start:
%0 = call i16 @llvm.fshr.i16(i16 %x, i16 %x, i16 2)
ret i16 %0
}
define i32 @rotl32(i32 %x) {
; CHECK-LABEL: rotl32:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: mov r20, r22
; CHECK-NEXT: mov r21, r23
; CHECK-NEXT: lsl r20
; CHECK-NEXT: rol r21
; CHECK-NEXT: lsl r20
; CHECK-NEXT: rol r21
; CHECK-NEXT: mov r18, r24
; CHECK-NEXT: mov r19, r25
; CHECK-NEXT: mov r18, r19
; CHECK-NEXT: swap r18
; CHECK-NEXT: andi r18, 15
; CHECK-NEXT: clr r19
; CHECK-NEXT: lsr r18
; CHECK-NEXT: lsr r18
; CHECK-NEXT: or r18, r20
; CHECK-NEXT: or r19, r21
; CHECK-NEXT: lsl r24
; CHECK-NEXT: rol r25
; CHECK-NEXT: lsl r24
; CHECK-NEXT: rol r25
; CHECK-NEXT: mov r22, r23
; CHECK-NEXT: swap r22
; CHECK-NEXT: andi r22, 15
; CHECK-NEXT: clr r23
; CHECK-NEXT: lsr r22
; CHECK-NEXT: lsr r22
; CHECK-NEXT: or r24, r22
; CHECK-NEXT: or r25, r23
; CHECK-NEXT: mov r22, r18
; CHECK-NEXT: mov r23, r19
; CHECK-NEXT: ret
start:
%0 = call i32 @llvm.fshl.i32(i32 %x, i32 %x, i32 2)
ret i32 %0
}
define i32 @rotr32(i32 %x) {
; CHECK-LABEL: rotr32:
; CHECK: ; %bb.0: ; %start
; CHECK-NEXT: mov r20, r22
; CHECK-NEXT: mov r21, r23
; CHECK-NEXT: lsr r21
; CHECK-NEXT: ror r20
; CHECK-NEXT: lsr r21
; CHECK-NEXT: ror r20
; CHECK-NEXT: mov r18, r24
; CHECK-NEXT: mov r19, r25
; CHECK-NEXT: mov r19, r18
; CHECK-NEXT: swap r19
; CHECK-NEXT: andi r19, 240
; CHECK-NEXT: clr r18
; CHECK-NEXT: lsl r19
; CHECK-NEXT: lsl r19
; CHECK-NEXT: or r18, r20
; CHECK-NEXT: or r19, r21
; CHECK-NEXT: lsr r25
; CHECK-NEXT: ror r24
; CHECK-NEXT: lsr r25
; CHECK-NEXT: ror r24
; CHECK-NEXT: mov r23, r22
; CHECK-NEXT: swap r23
; CHECK-NEXT: andi r23, 240
; CHECK-NEXT: clr r22
; CHECK-NEXT: lsl r23
; CHECK-NEXT: lsl r23
; CHECK-NEXT: or r24, r22
; CHECK-NEXT: or r25, r23
; CHECK-NEXT: mov r22, r18
; CHECK-NEXT: mov r23, r19
; CHECK-NEXT: ret
start:
%0 = call i32 @llvm.fshr.i32(i32 %x, i32 %x, i32 2)
ret i32 %0
}
declare i8 @llvm.fshl.i8(i8, i8, i8)
declare i8 @llvm.fshr.i8(i8, i8, i8)
declare i16 @llvm.fshl.i16(i16, i16, i16)
declare i16 @llvm.fshr.i16(i16, i16, i16)
declare i32 @llvm.fshl.i32(i32, i32, i32)
declare i32 @llvm.fshr.i32(i32, i32, i32)
|
