1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc -verify-machineinstrs -csky-no-aliases -mattr=+e2 < %s -mtriple=csky | FileCheck %s
define i32 @test_or_128(i32 noundef %0) {
; CHECK-LABEL: test_or_128:
; CHECK: # %bb.0:
; CHECK-NEXT: ori32 a0, a0, 128
; CHECK-NEXT: rts16
%2 = or i32 %0, 128
ret i32 %2
}
define i32 @test_or_131072(i32 noundef %0) {
; CHECK-LABEL: test_or_131072:
; CHECK: # %bb.0:
; CHECK-NEXT: movih32 a1, 2
; CHECK-NEXT: or16 a0, a1
; CHECK-NEXT: rts16
%2 = or i32 %0, 131072
ret i32 %2
}
define i32 @test_or_192(i32 noundef %0) {
; CHECK-LABEL: test_or_192:
; CHECK: # %bb.0:
; CHECK-NEXT: ori32 a0, a0, 192
; CHECK-NEXT: rts16
%2 = or i32 %0, 192
ret i32 %2
}
define i32 @test_or_3072(i32 noundef %0) {
; CHECK-LABEL: test_or_3072:
; CHECK: # %bb.0:
; CHECK-NEXT: ori32 a0, a0, 3072
; CHECK-NEXT: rts16
%2 = or i32 %0, 3072
ret i32 %2
}
define i32 @test_or_196608(i32 noundef %0) {
; CHECK-LABEL: test_or_196608:
; CHECK: # %bb.0:
; CHECK-NEXT: movih32 a1, 3
; CHECK-NEXT: or16 a0, a1
; CHECK-NEXT: rts16
%2 = or i32 %0, 196608
ret i32 %2
}
define i32 @test_or_65540(i32 noundef %0) {
; CHECK-LABEL: test_or_65540:
; CHECK: # %bb.0:
; CHECK-NEXT: movih32 a1, 1
; CHECK-NEXT: ori32 a1, a1, 4
; CHECK-NEXT: or16 a0, a1
; CHECK-NEXT: rts16
%2 = or i32 %0, 65540
ret i32 %2
}
define i32 @test_andnot_128(i32 noundef %0) {
; CHECK-LABEL: test_andnot_128:
; CHECK: # %bb.0:
; CHECK-NEXT: andni32 a0, a0, 128
; CHECK-NEXT: rts16
%2 = and i32 %0, -129
ret i32 %2
}
define i32 @test_andnot_131072(i32 noundef %0) {
; CHECK-LABEL: test_andnot_131072:
; CHECK: # %bb.0:
; CHECK-NEXT: movih32 a1, 65533
; CHECK-NEXT: ori32 a1, a1, 65535
; CHECK-NEXT: and16 a0, a1
; CHECK-NEXT: rts16
%2 = and i32 %0, -131073
ret i32 %2
}
define i32 @test_andnot_192(i32 noundef %0) {
; CHECK-LABEL: test_andnot_192:
; CHECK: # %bb.0:
; CHECK-NEXT: andni32 a0, a0, 192
; CHECK-NEXT: rts16
%2 = and i32 %0, -193
ret i32 %2
}
define i32 @test_andnot_3072(i32 noundef %0) {
; CHECK-LABEL: test_andnot_3072:
; CHECK: # %bb.0:
; CHECK-NEXT: andni32 a0, a0, 3072
; CHECK-NEXT: rts16
%2 = and i32 %0, -3073
ret i32 %2
}
define i32 @test_andnot_1966608(i32 noundef %0) {
; CHECK-LABEL: test_andnot_1966608:
; CHECK: # %bb.0:
; CHECK-NEXT: movih32 a1, 65505
; CHECK-NEXT: ori32 a1, a1, 65007
; CHECK-NEXT: and16 a0, a1
; CHECK-NEXT: rts16
%2 = and i32 %0, -1966609
ret i32 %2
}
define i32 @test_andnot_65540(i32 noundef %0) {
; CHECK-LABEL: test_andnot_65540:
; CHECK: # %bb.0:
; CHECK-NEXT: movih32 a1, 65534
; CHECK-NEXT: ori32 a1, a1, 65531
; CHECK-NEXT: and16 a0, a1
; CHECK-NEXT: rts16
%2 = and i32 %0, -65541
ret i32 %2
}
|
