1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc --mtriple=loongarch32 < %s | FileCheck %s --check-prefix=LA32
; RUN: llc --mtriple=loongarch64 < %s | FileCheck %s --check-prefix=LA64
;; Exercise the 'shl' LLVM IR: https://llvm.org/docs/LangRef.html#shl-instruction
define i1 @shl_i1(i1 %x, i1 %y) {
; LA32-LABEL: shl_i1:
; LA32: # %bb.0:
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i1:
; LA64: # %bb.0:
; LA64-NEXT: ret
%shl = shl i1 %x, %y
ret i1 %shl
}
define i8 @shl_i8(i8 %x, i8 %y) {
; LA32-LABEL: shl_i8:
; LA32: # %bb.0:
; LA32-NEXT: sll.w $a0, $a0, $a1
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i8:
; LA64: # %bb.0:
; LA64-NEXT: sll.d $a0, $a0, $a1
; LA64-NEXT: ret
%shl = shl i8 %x, %y
ret i8 %shl
}
define i16 @shl_i16(i16 %x, i16 %y) {
; LA32-LABEL: shl_i16:
; LA32: # %bb.0:
; LA32-NEXT: sll.w $a0, $a0, $a1
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i16:
; LA64: # %bb.0:
; LA64-NEXT: sll.d $a0, $a0, $a1
; LA64-NEXT: ret
%shl = shl i16 %x, %y
ret i16 %shl
}
define i32 @shl_i32(i32 %x, i32 %y) {
; LA32-LABEL: shl_i32:
; LA32: # %bb.0:
; LA32-NEXT: sll.w $a0, $a0, $a1
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i32:
; LA64: # %bb.0:
; LA64-NEXT: sll.w $a0, $a0, $a1
; LA64-NEXT: ret
%shl = shl i32 %x, %y
ret i32 %shl
}
define i64 @shl_i64(i64 %x, i64 %y) {
; LA32-LABEL: shl_i64:
; LA32: # %bb.0:
; LA32-NEXT: xori $a3, $a2, 31
; LA32-NEXT: srli.w $a4, $a0, 1
; LA32-NEXT: srl.w $a3, $a4, $a3
; LA32-NEXT: sll.w $a1, $a1, $a2
; LA32-NEXT: or $a1, $a1, $a3
; LA32-NEXT: addi.w $a3, $a2, -32
; LA32-NEXT: slti $a4, $a3, 0
; LA32-NEXT: maskeqz $a1, $a1, $a4
; LA32-NEXT: sll.w $a5, $a0, $a3
; LA32-NEXT: masknez $a4, $a5, $a4
; LA32-NEXT: or $a1, $a1, $a4
; LA32-NEXT: sll.w $a0, $a0, $a2
; LA32-NEXT: srai.w $a2, $a3, 31
; LA32-NEXT: and $a0, $a2, $a0
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i64:
; LA64: # %bb.0:
; LA64-NEXT: sll.d $a0, $a0, $a1
; LA64-NEXT: ret
%shl = shl i64 %x, %y
ret i64 %shl
}
define i1 @shl_i1_3(i1 %x) {
; LA32-LABEL: shl_i1_3:
; LA32: # %bb.0:
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i1_3:
; LA64: # %bb.0:
; LA64-NEXT: ret
%shl = shl i1 %x, 3
ret i1 %shl
}
define i8 @shl_i8_3(i8 %x) {
; LA32-LABEL: shl_i8_3:
; LA32: # %bb.0:
; LA32-NEXT: slli.w $a0, $a0, 3
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i8_3:
; LA64: # %bb.0:
; LA64-NEXT: slli.d $a0, $a0, 3
; LA64-NEXT: ret
%shl = shl i8 %x, 3
ret i8 %shl
}
define i16 @shl_i16_3(i16 %x) {
; LA32-LABEL: shl_i16_3:
; LA32: # %bb.0:
; LA32-NEXT: slli.w $a0, $a0, 3
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i16_3:
; LA64: # %bb.0:
; LA64-NEXT: slli.d $a0, $a0, 3
; LA64-NEXT: ret
%shl = shl i16 %x, 3
ret i16 %shl
}
define i32 @shl_i32_3(i32 %x) {
; LA32-LABEL: shl_i32_3:
; LA32: # %bb.0:
; LA32-NEXT: slli.w $a0, $a0, 3
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i32_3:
; LA64: # %bb.0:
; LA64-NEXT: slli.d $a0, $a0, 3
; LA64-NEXT: ret
%shl = shl i32 %x, 3
ret i32 %shl
}
define i64 @shl_i64_3(i64 %x) {
; LA32-LABEL: shl_i64_3:
; LA32: # %bb.0:
; LA32-NEXT: slli.w $a1, $a1, 3
; LA32-NEXT: srli.w $a2, $a0, 29
; LA32-NEXT: or $a1, $a1, $a2
; LA32-NEXT: slli.w $a0, $a0, 3
; LA32-NEXT: ret
;
; LA64-LABEL: shl_i64_3:
; LA64: # %bb.0:
; LA64-NEXT: slli.d $a0, $a0, 3
; LA64-NEXT: ret
%shl = shl i64 %x, 3
ret i64 %shl
}
|
