File: calling-conv-vector-float.ll

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-22
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,799,624 kB
  • sloc: cpp: 6,428,607; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,889; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (63 lines) | stat: -rw-r--r-- 2,074 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+f -verify-machineinstrs < %s \
; RUN:   | FileCheck -check-prefix=RV64 %s
; RUN: llc -mtriple=riscv64 -mattr=+f -target-abi=lp64f -verify-machineinstrs < %s \
; RUN:   | FileCheck -check-prefix=RV64LP64F %s

define <2 x float> @callee_v2f32(<2 x float> %x, <2 x float> %y) {
; RV64-LABEL: callee_v2f32:
; RV64:       # %bb.0:
; RV64-NEXT:    fmv.w.x fa5, a2
; RV64-NEXT:    fmv.w.x fa4, a0
; RV64-NEXT:    fmv.w.x fa3, a3
; RV64-NEXT:    fmv.w.x fa2, a1
; RV64-NEXT:    fadd.s fa3, fa2, fa3
; RV64-NEXT:    fadd.s fa5, fa4, fa5
; RV64-NEXT:    fmv.x.w a0, fa5
; RV64-NEXT:    fmv.x.w a1, fa3
; RV64-NEXT:    ret
;
; RV64LP64F-LABEL: callee_v2f32:
; RV64LP64F:       # %bb.0:
; RV64LP64F-NEXT:    fadd.s fa0, fa0, fa2
; RV64LP64F-NEXT:    fadd.s fa1, fa1, fa3
; RV64LP64F-NEXT:    ret
  %z = fadd <2 x float> %x, %y
  ret <2 x float> %z
}

define <4 x float> @callee_v4f32(<4 x float> %x, <4 x float> %y) {
; RV64-LABEL: callee_v4f32:
; RV64:       # %bb.0:
; RV64-NEXT:    fmv.w.x fa5, a4
; RV64-NEXT:    fmv.w.x fa4, a7
; RV64-NEXT:    fmv.w.x fa3, a3
; RV64-NEXT:    fmv.w.x fa2, a6
; RV64-NEXT:    fmv.w.x fa1, a2
; RV64-NEXT:    fmv.w.x fa0, a5
; RV64-NEXT:    fmv.w.x ft0, a1
; RV64-NEXT:    flw ft1, 0(sp)
; RV64-NEXT:    fadd.s fa0, ft0, fa0
; RV64-NEXT:    fadd.s fa2, fa1, fa2
; RV64-NEXT:    fadd.s fa4, fa3, fa4
; RV64-NEXT:    fadd.s fa5, fa5, ft1
; RV64-NEXT:    fsw fa5, 12(a0)
; RV64-NEXT:    fsw fa4, 8(a0)
; RV64-NEXT:    fsw fa2, 4(a0)
; RV64-NEXT:    fsw fa0, 0(a0)
; RV64-NEXT:    ret
;
; RV64LP64F-LABEL: callee_v4f32:
; RV64LP64F:       # %bb.0:
; RV64LP64F-NEXT:    fadd.s fa4, fa0, fa4
; RV64LP64F-NEXT:    fadd.s fa5, fa1, fa5
; RV64LP64F-NEXT:    fadd.s fa2, fa2, fa6
; RV64LP64F-NEXT:    fadd.s fa3, fa3, fa7
; RV64LP64F-NEXT:    fsw fa3, 12(a0)
; RV64LP64F-NEXT:    fsw fa2, 8(a0)
; RV64LP64F-NEXT:    fsw fa5, 4(a0)
; RV64LP64F-NEXT:    fsw fa4, 0(a0)
; RV64LP64F-NEXT:    ret
  %z = fadd <4 x float> %x, %y
  ret <4 x float> %z
}