1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=zfh -verify-machineinstrs < %s \
; RUN: -target-abi=ilp32f | FileCheck -check-prefix=RV32ZFH %s
; RUN: llc -mtriple=riscv64 -mattr=zfh -verify-machineinstrs < %s \
; RUN: -target-abi=lp64f | FileCheck -check-prefix=RV64ZFH %s
; RUN: llc -mtriple=riscv32 -mattr=zfh,+d -verify-machineinstrs < %s \
; RUN: -target-abi=ilp32d | FileCheck -check-prefix=RV32DZFH %s
; RUN: llc -mtriple=riscv64 -mattr=zfh,+d -verify-machineinstrs < %s \
; RUN: -target-abi=lp64d | FileCheck -check-prefix=RV64DZFH %s
@gh = external global half
define half @constraint_f_half(half %a) nounwind {
; RV32ZFH-LABEL: constraint_f_half:
; RV32ZFH: # %bb.0:
; RV32ZFH-NEXT: lui a0, %hi(gh)
; RV32ZFH-NEXT: flh fa5, %lo(gh)(a0)
; RV32ZFH-NEXT: #APP
; RV32ZFH-NEXT: fadd.h fa0, fa0, fa5
; RV32ZFH-NEXT: #NO_APP
; RV32ZFH-NEXT: ret
;
; RV64ZFH-LABEL: constraint_f_half:
; RV64ZFH: # %bb.0:
; RV64ZFH-NEXT: lui a0, %hi(gh)
; RV64ZFH-NEXT: flh fa5, %lo(gh)(a0)
; RV64ZFH-NEXT: #APP
; RV64ZFH-NEXT: fadd.h fa0, fa0, fa5
; RV64ZFH-NEXT: #NO_APP
; RV64ZFH-NEXT: ret
;
; RV32DZFH-LABEL: constraint_f_half:
; RV32DZFH: # %bb.0:
; RV32DZFH-NEXT: lui a0, %hi(gh)
; RV32DZFH-NEXT: flh fa5, %lo(gh)(a0)
; RV32DZFH-NEXT: #APP
; RV32DZFH-NEXT: fadd.h fa0, fa0, fa5
; RV32DZFH-NEXT: #NO_APP
; RV32DZFH-NEXT: ret
;
; RV64DZFH-LABEL: constraint_f_half:
; RV64DZFH: # %bb.0:
; RV64DZFH-NEXT: lui a0, %hi(gh)
; RV64DZFH-NEXT: flh fa5, %lo(gh)(a0)
; RV64DZFH-NEXT: #APP
; RV64DZFH-NEXT: fadd.h fa0, fa0, fa5
; RV64DZFH-NEXT: #NO_APP
; RV64DZFH-NEXT: ret
%1 = load half, ptr @gh
%2 = tail call half asm "fadd.h $0, $1, $2", "=f,f,f"(half %a, half %1)
ret half %2
}
define half @constraint_f_half_abi_name(half %a) nounwind {
; RV32ZFH-LABEL: constraint_f_half_abi_name:
; RV32ZFH: # %bb.0:
; RV32ZFH-NEXT: addi sp, sp, -16
; RV32ZFH-NEXT: fsw fs0, 12(sp) # 4-byte Folded Spill
; RV32ZFH-NEXT: lui a0, %hi(gh)
; RV32ZFH-NEXT: flh fs0, %lo(gh)(a0)
; RV32ZFH-NEXT: #APP
; RV32ZFH-NEXT: fadd.s ft0, fa0, fs0
; RV32ZFH-NEXT: #NO_APP
; RV32ZFH-NEXT: fmv.h fa0, ft0
; RV32ZFH-NEXT: flw fs0, 12(sp) # 4-byte Folded Reload
; RV32ZFH-NEXT: addi sp, sp, 16
; RV32ZFH-NEXT: ret
;
; RV64ZFH-LABEL: constraint_f_half_abi_name:
; RV64ZFH: # %bb.0:
; RV64ZFH-NEXT: addi sp, sp, -16
; RV64ZFH-NEXT: fsw fs0, 12(sp) # 4-byte Folded Spill
; RV64ZFH-NEXT: lui a0, %hi(gh)
; RV64ZFH-NEXT: flh fs0, %lo(gh)(a0)
; RV64ZFH-NEXT: #APP
; RV64ZFH-NEXT: fadd.s ft0, fa0, fs0
; RV64ZFH-NEXT: #NO_APP
; RV64ZFH-NEXT: fmv.h fa0, ft0
; RV64ZFH-NEXT: flw fs0, 12(sp) # 4-byte Folded Reload
; RV64ZFH-NEXT: addi sp, sp, 16
; RV64ZFH-NEXT: ret
;
; RV32DZFH-LABEL: constraint_f_half_abi_name:
; RV32DZFH: # %bb.0:
; RV32DZFH-NEXT: addi sp, sp, -16
; RV32DZFH-NEXT: fsd fs0, 8(sp) # 8-byte Folded Spill
; RV32DZFH-NEXT: lui a0, %hi(gh)
; RV32DZFH-NEXT: flh fs0, %lo(gh)(a0)
; RV32DZFH-NEXT: #APP
; RV32DZFH-NEXT: fadd.s ft0, fa0, fs0
; RV32DZFH-NEXT: #NO_APP
; RV32DZFH-NEXT: fmv.h fa0, ft0
; RV32DZFH-NEXT: fld fs0, 8(sp) # 8-byte Folded Reload
; RV32DZFH-NEXT: addi sp, sp, 16
; RV32DZFH-NEXT: ret
;
; RV64DZFH-LABEL: constraint_f_half_abi_name:
; RV64DZFH: # %bb.0:
; RV64DZFH-NEXT: addi sp, sp, -16
; RV64DZFH-NEXT: fsd fs0, 8(sp) # 8-byte Folded Spill
; RV64DZFH-NEXT: lui a0, %hi(gh)
; RV64DZFH-NEXT: flh fs0, %lo(gh)(a0)
; RV64DZFH-NEXT: #APP
; RV64DZFH-NEXT: fadd.s ft0, fa0, fs0
; RV64DZFH-NEXT: #NO_APP
; RV64DZFH-NEXT: fmv.h fa0, ft0
; RV64DZFH-NEXT: fld fs0, 8(sp) # 8-byte Folded Reload
; RV64DZFH-NEXT: addi sp, sp, 16
; RV64DZFH-NEXT: ret
%1 = load half, ptr @gh
%2 = tail call half asm "fadd.s $0, $1, $2", "={ft0},{fa0},{fs0}"(half %a, half %1)
ret half %2
}
define half @constraint_gpr(half %x) {
; RV32ZFH-LABEL: constraint_gpr:
; RV32ZFH: # %bb.0:
; RV32ZFH-NEXT: .cfi_def_cfa_offset 0
; RV32ZFH-NEXT: fmv.x.h a0, fa0
; RV32ZFH-NEXT: #APP
; RV32ZFH-NEXT: mv a0, a0
; RV32ZFH-NEXT: #NO_APP
; RV32ZFH-NEXT: fmv.h.x fa0, a0
; RV32ZFH-NEXT: ret
;
; RV64ZFH-LABEL: constraint_gpr:
; RV64ZFH: # %bb.0:
; RV64ZFH-NEXT: .cfi_def_cfa_offset 0
; RV64ZFH-NEXT: fmv.x.h a0, fa0
; RV64ZFH-NEXT: #APP
; RV64ZFH-NEXT: mv a0, a0
; RV64ZFH-NEXT: #NO_APP
; RV64ZFH-NEXT: fmv.h.x fa0, a0
; RV64ZFH-NEXT: ret
;
; RV32DZFH-LABEL: constraint_gpr:
; RV32DZFH: # %bb.0:
; RV32DZFH-NEXT: .cfi_def_cfa_offset 0
; RV32DZFH-NEXT: fmv.x.h a0, fa0
; RV32DZFH-NEXT: #APP
; RV32DZFH-NEXT: mv a0, a0
; RV32DZFH-NEXT: #NO_APP
; RV32DZFH-NEXT: fmv.h.x fa0, a0
; RV32DZFH-NEXT: ret
;
; RV64DZFH-LABEL: constraint_gpr:
; RV64DZFH: # %bb.0:
; RV64DZFH-NEXT: .cfi_def_cfa_offset 0
; RV64DZFH-NEXT: fmv.x.h a0, fa0
; RV64DZFH-NEXT: #APP
; RV64DZFH-NEXT: mv a0, a0
; RV64DZFH-NEXT: #NO_APP
; RV64DZFH-NEXT: fmv.h.x fa0, a0
; RV64DZFH-NEXT: ret
%1 = tail call half asm sideeffect alignstack "mv $0, $1", "={x10},{x10}"(half %x)
ret half %1
}
|
