1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 < %s | FileCheck --check-prefix=RV64I %s
; RUN: llc -mtriple=riscv32 < %s | FileCheck --check-prefix=RV32I %s
@var = external global i32
define void @func() {
; RV64I-LABEL: func:
; RV64I: # %bb.0:
; RV64I-NEXT: lui a0, 1
; RV64I-NEXT: addiw a0, a0, 16
; RV64I-NEXT: sub sp, sp, a0
; RV64I-NEXT: .cfi_def_cfa_offset 4112
; RV64I-NEXT: lui a0, %hi(var)
; RV64I-NEXT: lw a1, %lo(var)(a0)
; RV64I-NEXT: lw a2, %lo(var)(a0)
; RV64I-NEXT: lw a3, %lo(var)(a0)
; RV64I-NEXT: lw a4, %lo(var)(a0)
; RV64I-NEXT: lw a5, %lo(var)(a0)
; RV64I-NEXT: lw a6, %lo(var)(a0)
; RV64I-NEXT: lw a7, %lo(var)(a0)
; RV64I-NEXT: lw t0, %lo(var)(a0)
; RV64I-NEXT: lw t1, %lo(var)(a0)
; RV64I-NEXT: lw t2, %lo(var)(a0)
; RV64I-NEXT: lw t3, %lo(var)(a0)
; RV64I-NEXT: lw t4, %lo(var)(a0)
; RV64I-NEXT: lw t5, %lo(var)(a0)
; RV64I-NEXT: lw t6, %lo(var)(a0)
; RV64I-NEXT: sd s0, 0(sp)
; RV64I-NEXT: lui s0, 1
; RV64I-NEXT: add s0, sp, s0
; RV64I-NEXT: sw a1, 12(s0)
; RV64I-NEXT: ld s0, 0(sp)
; RV64I-NEXT: sw a1, %lo(var)(a0)
; RV64I-NEXT: sw a2, %lo(var)(a0)
; RV64I-NEXT: sw a3, %lo(var)(a0)
; RV64I-NEXT: sw a4, %lo(var)(a0)
; RV64I-NEXT: sw a5, %lo(var)(a0)
; RV64I-NEXT: sw a6, %lo(var)(a0)
; RV64I-NEXT: sw a7, %lo(var)(a0)
; RV64I-NEXT: sw t0, %lo(var)(a0)
; RV64I-NEXT: sw t1, %lo(var)(a0)
; RV64I-NEXT: sw t2, %lo(var)(a0)
; RV64I-NEXT: sw t3, %lo(var)(a0)
; RV64I-NEXT: sw t4, %lo(var)(a0)
; RV64I-NEXT: sw t5, %lo(var)(a0)
; RV64I-NEXT: sw t6, %lo(var)(a0)
; RV64I-NEXT: lui a0, 1
; RV64I-NEXT: addiw a0, a0, 16
; RV64I-NEXT: add sp, sp, a0
; RV64I-NEXT: ret
;
; RV32I-LABEL: func:
; RV32I: # %bb.0:
; RV32I-NEXT: lui a0, 1
; RV32I-NEXT: addi a0, a0, 16
; RV32I-NEXT: sub sp, sp, a0
; RV32I-NEXT: .cfi_def_cfa_offset 4112
; RV32I-NEXT: lui a0, %hi(var)
; RV32I-NEXT: lw a1, %lo(var)(a0)
; RV32I-NEXT: lw a2, %lo(var)(a0)
; RV32I-NEXT: lw a3, %lo(var)(a0)
; RV32I-NEXT: lw a4, %lo(var)(a0)
; RV32I-NEXT: lw a5, %lo(var)(a0)
; RV32I-NEXT: lw a6, %lo(var)(a0)
; RV32I-NEXT: lw a7, %lo(var)(a0)
; RV32I-NEXT: lw t0, %lo(var)(a0)
; RV32I-NEXT: lw t1, %lo(var)(a0)
; RV32I-NEXT: lw t2, %lo(var)(a0)
; RV32I-NEXT: lw t3, %lo(var)(a0)
; RV32I-NEXT: lw t4, %lo(var)(a0)
; RV32I-NEXT: lw t5, %lo(var)(a0)
; RV32I-NEXT: lw t6, %lo(var)(a0)
; RV32I-NEXT: sw s0, 0(sp)
; RV32I-NEXT: lui s0, 1
; RV32I-NEXT: add s0, sp, s0
; RV32I-NEXT: sw a1, 12(s0)
; RV32I-NEXT: lw s0, 0(sp)
; RV32I-NEXT: sw a1, %lo(var)(a0)
; RV32I-NEXT: sw a2, %lo(var)(a0)
; RV32I-NEXT: sw a3, %lo(var)(a0)
; RV32I-NEXT: sw a4, %lo(var)(a0)
; RV32I-NEXT: sw a5, %lo(var)(a0)
; RV32I-NEXT: sw a6, %lo(var)(a0)
; RV32I-NEXT: sw a7, %lo(var)(a0)
; RV32I-NEXT: sw t0, %lo(var)(a0)
; RV32I-NEXT: sw t1, %lo(var)(a0)
; RV32I-NEXT: sw t2, %lo(var)(a0)
; RV32I-NEXT: sw t3, %lo(var)(a0)
; RV32I-NEXT: sw t4, %lo(var)(a0)
; RV32I-NEXT: sw t5, %lo(var)(a0)
; RV32I-NEXT: sw t6, %lo(var)(a0)
; RV32I-NEXT: lui a0, 1
; RV32I-NEXT: addi a0, a0, 16
; RV32I-NEXT: add sp, sp, a0
; RV32I-NEXT: ret
%space = alloca i32, align 4
%stackspace = alloca[1024 x i32], align 4
;; Load values to increase register pressure.
%v0 = load volatile i32, ptr @var
%v1 = load volatile i32, ptr @var
%v2 = load volatile i32, ptr @var
%v3 = load volatile i32, ptr @var
%v4 = load volatile i32, ptr @var
%v5 = load volatile i32, ptr @var
%v6 = load volatile i32, ptr @var
%v7 = load volatile i32, ptr @var
%v8 = load volatile i32, ptr @var
%v9 = load volatile i32, ptr @var
%v10 = load volatile i32, ptr @var
%v11 = load volatile i32, ptr @var
%v12 = load volatile i32, ptr @var
%v13 = load volatile i32, ptr @var
store volatile i32 %v0, ptr %space
;; store values so they are used.
store volatile i32 %v0, ptr @var
store volatile i32 %v1, ptr @var
store volatile i32 %v2, ptr @var
store volatile i32 %v3, ptr @var
store volatile i32 %v4, ptr @var
store volatile i32 %v5, ptr @var
store volatile i32 %v6, ptr @var
store volatile i32 %v7, ptr @var
store volatile i32 %v8, ptr @var
store volatile i32 %v9, ptr @var
store volatile i32 %v10, ptr @var
store volatile i32 %v11, ptr @var
store volatile i32 %v12, ptr @var
store volatile i32 %v13, ptr @var
ret void
}
define void @shrink_wrap(i1 %c) {
; RV64I-LABEL: shrink_wrap:
; RV64I: # %bb.0:
; RV64I-NEXT: andi a0, a0, 1
; RV64I-NEXT: bnez a0, .LBB1_2
; RV64I-NEXT: # %bb.1: # %bar
; RV64I-NEXT: lui a0, 1
; RV64I-NEXT: addiw a0, a0, 16
; RV64I-NEXT: sub sp, sp, a0
; RV64I-NEXT: .cfi_def_cfa_offset 4112
; RV64I-NEXT: lui a0, %hi(var)
; RV64I-NEXT: lw a1, %lo(var)(a0)
; RV64I-NEXT: lw a2, %lo(var)(a0)
; RV64I-NEXT: lw a3, %lo(var)(a0)
; RV64I-NEXT: lw a4, %lo(var)(a0)
; RV64I-NEXT: lw a5, %lo(var)(a0)
; RV64I-NEXT: lw a6, %lo(var)(a0)
; RV64I-NEXT: lw a7, %lo(var)(a0)
; RV64I-NEXT: lw t0, %lo(var)(a0)
; RV64I-NEXT: lw t1, %lo(var)(a0)
; RV64I-NEXT: lw t2, %lo(var)(a0)
; RV64I-NEXT: lw t3, %lo(var)(a0)
; RV64I-NEXT: lw t4, %lo(var)(a0)
; RV64I-NEXT: lw t5, %lo(var)(a0)
; RV64I-NEXT: lw t6, %lo(var)(a0)
; RV64I-NEXT: sd s0, 0(sp)
; RV64I-NEXT: lui s0, 1
; RV64I-NEXT: add s0, sp, s0
; RV64I-NEXT: sw a1, 12(s0)
; RV64I-NEXT: ld s0, 0(sp)
; RV64I-NEXT: sw a1, %lo(var)(a0)
; RV64I-NEXT: sw a2, %lo(var)(a0)
; RV64I-NEXT: sw a3, %lo(var)(a0)
; RV64I-NEXT: sw a4, %lo(var)(a0)
; RV64I-NEXT: sw a5, %lo(var)(a0)
; RV64I-NEXT: sw a6, %lo(var)(a0)
; RV64I-NEXT: sw a7, %lo(var)(a0)
; RV64I-NEXT: sw t0, %lo(var)(a0)
; RV64I-NEXT: sw t1, %lo(var)(a0)
; RV64I-NEXT: sw t2, %lo(var)(a0)
; RV64I-NEXT: sw t3, %lo(var)(a0)
; RV64I-NEXT: sw t4, %lo(var)(a0)
; RV64I-NEXT: sw t5, %lo(var)(a0)
; RV64I-NEXT: sw t6, %lo(var)(a0)
; RV64I-NEXT: lui a0, 1
; RV64I-NEXT: addiw a0, a0, 16
; RV64I-NEXT: add sp, sp, a0
; RV64I-NEXT: .LBB1_2: # %foo
; RV64I-NEXT: ret
;
; RV32I-LABEL: shrink_wrap:
; RV32I: # %bb.0:
; RV32I-NEXT: andi a0, a0, 1
; RV32I-NEXT: bnez a0, .LBB1_2
; RV32I-NEXT: # %bb.1: # %bar
; RV32I-NEXT: lui a0, 1
; RV32I-NEXT: addi a0, a0, 16
; RV32I-NEXT: sub sp, sp, a0
; RV32I-NEXT: .cfi_def_cfa_offset 4112
; RV32I-NEXT: lui a0, %hi(var)
; RV32I-NEXT: lw a1, %lo(var)(a0)
; RV32I-NEXT: lw a2, %lo(var)(a0)
; RV32I-NEXT: lw a3, %lo(var)(a0)
; RV32I-NEXT: lw a4, %lo(var)(a0)
; RV32I-NEXT: lw a5, %lo(var)(a0)
; RV32I-NEXT: lw a6, %lo(var)(a0)
; RV32I-NEXT: lw a7, %lo(var)(a0)
; RV32I-NEXT: lw t0, %lo(var)(a0)
; RV32I-NEXT: lw t1, %lo(var)(a0)
; RV32I-NEXT: lw t2, %lo(var)(a0)
; RV32I-NEXT: lw t3, %lo(var)(a0)
; RV32I-NEXT: lw t4, %lo(var)(a0)
; RV32I-NEXT: lw t5, %lo(var)(a0)
; RV32I-NEXT: lw t6, %lo(var)(a0)
; RV32I-NEXT: sw s0, 0(sp)
; RV32I-NEXT: lui s0, 1
; RV32I-NEXT: add s0, sp, s0
; RV32I-NEXT: sw a1, 12(s0)
; RV32I-NEXT: lw s0, 0(sp)
; RV32I-NEXT: sw a1, %lo(var)(a0)
; RV32I-NEXT: sw a2, %lo(var)(a0)
; RV32I-NEXT: sw a3, %lo(var)(a0)
; RV32I-NEXT: sw a4, %lo(var)(a0)
; RV32I-NEXT: sw a5, %lo(var)(a0)
; RV32I-NEXT: sw a6, %lo(var)(a0)
; RV32I-NEXT: sw a7, %lo(var)(a0)
; RV32I-NEXT: sw t0, %lo(var)(a0)
; RV32I-NEXT: sw t1, %lo(var)(a0)
; RV32I-NEXT: sw t2, %lo(var)(a0)
; RV32I-NEXT: sw t3, %lo(var)(a0)
; RV32I-NEXT: sw t4, %lo(var)(a0)
; RV32I-NEXT: sw t5, %lo(var)(a0)
; RV32I-NEXT: sw t6, %lo(var)(a0)
; RV32I-NEXT: lui a0, 1
; RV32I-NEXT: addi a0, a0, 16
; RV32I-NEXT: add sp, sp, a0
; RV32I-NEXT: .LBB1_2: # %foo
; RV32I-NEXT: ret
%space = alloca i32, align 4
%stackspace = alloca[1024 x i32], align 4
br i1 %c, label %foo, label %bar
bar:
;; Load values to increase register pressure.
%v0 = load volatile i32, ptr @var
%v1 = load volatile i32, ptr @var
%v2 = load volatile i32, ptr @var
%v3 = load volatile i32, ptr @var
%v4 = load volatile i32, ptr @var
%v5 = load volatile i32, ptr @var
%v6 = load volatile i32, ptr @var
%v7 = load volatile i32, ptr @var
%v8 = load volatile i32, ptr @var
%v9 = load volatile i32, ptr @var
%v10 = load volatile i32, ptr @var
%v11 = load volatile i32, ptr @var
%v12 = load volatile i32, ptr @var
%v13 = load volatile i32, ptr @var
store volatile i32 %v0, ptr %space
;; store values so they are used.
store volatile i32 %v0, ptr @var
store volatile i32 %v1, ptr @var
store volatile i32 %v2, ptr @var
store volatile i32 %v3, ptr @var
store volatile i32 %v4, ptr @var
store volatile i32 %v5, ptr @var
store volatile i32 %v6, ptr @var
store volatile i32 %v7, ptr @var
store volatile i32 %v8, ptr @var
store volatile i32 %v9, ptr @var
store volatile i32 %v10, ptr @var
store volatile i32 %v11, ptr @var
store volatile i32 %v12, ptr @var
store volatile i32 %v13, ptr @var
br label %foo
foo:
ret void
}
|
