1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+zknh -verify-machineinstrs < %s \
; RUN: | FileCheck %s -check-prefix=RV64ZKNH
declare i32 @llvm.riscv.sha256sig0(i32);
define signext i32 @sha256sig0_i32(i32 signext %a) nounwind {
; RV64ZKNH-LABEL: sha256sig0_i32:
; RV64ZKNH: # %bb.0:
; RV64ZKNH-NEXT: sha256sig0 a0, a0
; RV64ZKNH-NEXT: ret
%val = call i32 @llvm.riscv.sha256sig0(i32 signext %a)
ret i32 %val
}
declare i32 @llvm.riscv.sha256sig1(i32);
define signext i32 @sha256sig1_i32(i32 signext %a) nounwind {
; RV64ZKNH-LABEL: sha256sig1_i32:
; RV64ZKNH: # %bb.0:
; RV64ZKNH-NEXT: sha256sig1 a0, a0
; RV64ZKNH-NEXT: ret
%val = call i32 @llvm.riscv.sha256sig1(i32 signext %a)
ret i32 %val
}
declare i32 @llvm.riscv.sha256sum0(i32);
define signext i32 @sha256sum0_i32(i32 signext %a) nounwind {
; RV64ZKNH-LABEL: sha256sum0_i32:
; RV64ZKNH: # %bb.0:
; RV64ZKNH-NEXT: sha256sum0 a0, a0
; RV64ZKNH-NEXT: ret
%val = call i32 @llvm.riscv.sha256sum0(i32 signext %a)
ret i32 %val
}
declare i32 @llvm.riscv.sha256sum1(i32);
define signext i32 @sha256sum1_i32(i32 signext %a) nounwind {
; RV64ZKNH-LABEL: sha256sum1_i32:
; RV64ZKNH: # %bb.0:
; RV64ZKNH-NEXT: sha256sum1 a0, a0
; RV64ZKNH-NEXT: ret
%val = call i32 @llvm.riscv.sha256sum1(i32 signext %a)
ret i32 %val
}
declare i64 @llvm.riscv.sha512sig0(i64);
define i64 @sha512sig0(i64 %a) nounwind {
; RV64ZKNH-LABEL: sha512sig0:
; RV64ZKNH: # %bb.0:
; RV64ZKNH-NEXT: sha512sig0 a0, a0
; RV64ZKNH-NEXT: ret
%val = call i64 @llvm.riscv.sha512sig0(i64 %a)
ret i64 %val
}
declare i64 @llvm.riscv.sha512sig1(i64);
define i64 @sha512sig1(i64 %a) nounwind {
; RV64ZKNH-LABEL: sha512sig1:
; RV64ZKNH: # %bb.0:
; RV64ZKNH-NEXT: sha512sig1 a0, a0
; RV64ZKNH-NEXT: ret
%val = call i64 @llvm.riscv.sha512sig1(i64 %a)
ret i64 %val
}
declare i64 @llvm.riscv.sha512sum0(i64);
define i64 @sha512sum0(i64 %a) nounwind {
; RV64ZKNH-LABEL: sha512sum0:
; RV64ZKNH: # %bb.0:
; RV64ZKNH-NEXT: sha512sum0 a0, a0
; RV64ZKNH-NEXT: ret
%val = call i64 @llvm.riscv.sha512sum0(i64 %a)
ret i64 %val
}
declare i64 @llvm.riscv.sha512sum1(i64);
define i64 @sha512sum1(i64 %a) nounwind {
; RV64ZKNH-LABEL: sha512sum1:
; RV64ZKNH: # %bb.0:
; RV64ZKNH-NEXT: sha512sum1 a0, a0
; RV64ZKNH-NEXT: ret
%val = call i64 @llvm.riscv.sha512sum1(i64 %a)
ret i64 %val
}
|
