File: args-11.ll

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-22
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,799,624 kB
  • sloc: cpp: 6,428,607; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,889; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (54 lines) | stat: -rw-r--r-- 1,662 bytes parent folder | download | duplicates (12)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; Test outgoing promoted arguments that are split (and passed by reference).
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s

; The i96 arg is promoted to i128 and should get the full stack space.
declare void @fn1(i96)
define i32 @fn2() {
; CHECK-LABEL: fn2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    stmg %r14, %r15, 112(%r15)
; CHECK-NEXT:    .cfi_offset %r14, -48
; CHECK-NEXT:    .cfi_offset %r15, -40
; CHECK-NEXT:    aghi %r15, -184
; CHECK-NEXT:    .cfi_def_cfa_offset 344
; CHECK-NEXT:    mvhi 164(%r15), -1
; CHECK-NEXT:    mvghi 176(%r15), 0
; CHECK-NEXT:    la %r2, 168(%r15)
; CHECK-NEXT:    mvghi 168(%r15), 0
; CHECK-NEXT:    brasl %r14, fn1@PLT
; CHECK-NEXT:    l %r2, 164(%r15)
; CHECK-NEXT:    lmg %r14, %r15, 296(%r15)
; CHECK-NEXT:    br %r14
  %1 = alloca i32
  store i32 -1, ptr %1
  call void @fn1(i96 0)
  %2 = load i32, ptr %1
  ret i32 %2
}

declare void @fn3(i136)
define i32 @fn4() {
; CHECK-LABEL: fn4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    stmg %r14, %r15, 112(%r15)
; CHECK-NEXT:    .cfi_offset %r14, -48
; CHECK-NEXT:    .cfi_offset %r15, -40
; CHECK-NEXT:    aghi %r15, -192
; CHECK-NEXT:    .cfi_def_cfa_offset 352
; CHECK-NEXT:    mvhi 164(%r15), -1
; CHECK-NEXT:    mvghi 184(%r15), 0
; CHECK-NEXT:    mvghi 176(%r15), 0
; CHECK-NEXT:    la %r2, 168(%r15)
; CHECK-NEXT:    mvghi 168(%r15), 0
; CHECK-NEXT:    brasl %r14, fn3@PLT
; CHECK-NEXT:    l %r2, 164(%r15)
; CHECK-NEXT:    lmg %r14, %r15, 304(%r15)
; CHECK-NEXT:    br %r14
  %1 = alloca i32
  store i32 -1, ptr %1
  call void @fn3(i136 0)
  %2 = load i32, ptr %1
  ret i32 %2
}