1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209
|
; Test zero extensions from a byte to an i32. The tests here
; assume z10 register pressure, without the high words being available.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s
; Test register extension, starting with an i32.
define i32 @f1(i32 %a) {
; CHECK-LABEL: f1:
; CHECK: llcr %r2, %r2
; CHECK: br %r14
%byte = trunc i32 %a to i8
%ext = zext i8 %byte to i32
ret i32 %ext
}
; ...and again with an i64.
define i32 @f2(i64 %a) {
; CHECK-LABEL: f2:
; CHECK: llcr %r2, %r2
; CHECK: br %r14
%byte = trunc i64 %a to i8
%ext = zext i8 %byte to i32
ret i32 %ext
}
; Check ANDs that are equivalent to zero extension.
define i32 @f3(i32 %a) {
; CHECK-LABEL: f3:
; CHECK: llcr %r2, %r2
; CHECK: br %r14
%ext = and i32 %a, 255
ret i32 %ext
}
; Check LLC with no displacement.
define i32 @f4(ptr %src) {
; CHECK-LABEL: f4:
; CHECK: llc %r2, 0(%r2)
; CHECK: br %r14
%byte = load i8, ptr %src
%ext = zext i8 %byte to i32
ret i32 %ext
}
; Check the high end of the LLC range.
define i32 @f5(ptr %src) {
; CHECK-LABEL: f5:
; CHECK: llc %r2, 524287(%r2)
; CHECK: br %r14
%ptr = getelementptr i8, ptr %src, i64 524287
%byte = load i8, ptr %ptr
%ext = zext i8 %byte to i32
ret i32 %ext
}
; Check the next byte up, which needs separate address logic.
; Other sequences besides this one would be OK.
define i32 @f6(ptr %src) {
; CHECK-LABEL: f6:
; CHECK: agfi %r2, 524288
; CHECK: llc %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i8, ptr %src, i64 524288
%byte = load i8, ptr %ptr
%ext = zext i8 %byte to i32
ret i32 %ext
}
; Check the high end of the negative LLC range.
define i32 @f7(ptr %src) {
; CHECK-LABEL: f7:
; CHECK: llc %r2, -1(%r2)
; CHECK: br %r14
%ptr = getelementptr i8, ptr %src, i64 -1
%byte = load i8, ptr %ptr
%ext = zext i8 %byte to i32
ret i32 %ext
}
; Check the low end of the LLC range.
define i32 @f8(ptr %src) {
; CHECK-LABEL: f8:
; CHECK: llc %r2, -524288(%r2)
; CHECK: br %r14
%ptr = getelementptr i8, ptr %src, i64 -524288
%byte = load i8, ptr %ptr
%ext = zext i8 %byte to i32
ret i32 %ext
}
; Check the next byte down, which needs separate address logic.
; Other sequences besides this one would be OK.
define i32 @f9(ptr %src) {
; CHECK-LABEL: f9:
; CHECK: agfi %r2, -524289
; CHECK: llc %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i8, ptr %src, i64 -524289
%byte = load i8, ptr %ptr
%ext = zext i8 %byte to i32
ret i32 %ext
}
; Check that LLC allows an index
define i32 @f10(i64 %src, i64 %index) {
; CHECK-LABEL: f10:
; CHECK: llc %r2, 524287(%r3,%r2)
; CHECK: br %r14
%add1 = add i64 %src, %index
%add2 = add i64 %add1, 524287
%ptr = inttoptr i64 %add2 to ptr
%byte = load i8, ptr %ptr
%ext = zext i8 %byte to i32
ret i32 %ext
}
; Test a case where we spill the source of at least one LLCR. We want
; to use LLC if possible.
define void @f11(ptr %ptr) {
; CHECK-LABEL: f11:
; CHECK: llc {{%r[0-9]+}}, 187(%r15)
; CHECK: br %r14
%val0 = load volatile i32, ptr %ptr
%val1 = load volatile i32, ptr %ptr
%val2 = load volatile i32, ptr %ptr
%val3 = load volatile i32, ptr %ptr
%val4 = load volatile i32, ptr %ptr
%val5 = load volatile i32, ptr %ptr
%val6 = load volatile i32, ptr %ptr
%val7 = load volatile i32, ptr %ptr
%val8 = load volatile i32, ptr %ptr
%val9 = load volatile i32, ptr %ptr
%val10 = load volatile i32, ptr %ptr
%val11 = load volatile i32, ptr %ptr
%val12 = load volatile i32, ptr %ptr
%val13 = load volatile i32, ptr %ptr
%val14 = load volatile i32, ptr %ptr
%val15 = load volatile i32, ptr %ptr
%trunc0 = trunc i32 %val0 to i8
%trunc1 = trunc i32 %val1 to i8
%trunc2 = trunc i32 %val2 to i8
%trunc3 = trunc i32 %val3 to i8
%trunc4 = trunc i32 %val4 to i8
%trunc5 = trunc i32 %val5 to i8
%trunc6 = trunc i32 %val6 to i8
%trunc7 = trunc i32 %val7 to i8
%trunc8 = trunc i32 %val8 to i8
%trunc9 = trunc i32 %val9 to i8
%trunc10 = trunc i32 %val10 to i8
%trunc11 = trunc i32 %val11 to i8
%trunc12 = trunc i32 %val12 to i8
%trunc13 = trunc i32 %val13 to i8
%trunc14 = trunc i32 %val14 to i8
%trunc15 = trunc i32 %val15 to i8
%ext0 = zext i8 %trunc0 to i32
%ext1 = zext i8 %trunc1 to i32
%ext2 = zext i8 %trunc2 to i32
%ext3 = zext i8 %trunc3 to i32
%ext4 = zext i8 %trunc4 to i32
%ext5 = zext i8 %trunc5 to i32
%ext6 = zext i8 %trunc6 to i32
%ext7 = zext i8 %trunc7 to i32
%ext8 = zext i8 %trunc8 to i32
%ext9 = zext i8 %trunc9 to i32
%ext10 = zext i8 %trunc10 to i32
%ext11 = zext i8 %trunc11 to i32
%ext12 = zext i8 %trunc12 to i32
%ext13 = zext i8 %trunc13 to i32
%ext14 = zext i8 %trunc14 to i32
%ext15 = zext i8 %trunc15 to i32
store volatile i32 %val0, ptr %ptr
store volatile i32 %val1, ptr %ptr
store volatile i32 %val2, ptr %ptr
store volatile i32 %val3, ptr %ptr
store volatile i32 %val4, ptr %ptr
store volatile i32 %val5, ptr %ptr
store volatile i32 %val6, ptr %ptr
store volatile i32 %val7, ptr %ptr
store volatile i32 %val8, ptr %ptr
store volatile i32 %val9, ptr %ptr
store volatile i32 %val10, ptr %ptr
store volatile i32 %val11, ptr %ptr
store volatile i32 %val12, ptr %ptr
store volatile i32 %val13, ptr %ptr
store volatile i32 %val14, ptr %ptr
store volatile i32 %val15, ptr %ptr
store volatile i32 %ext0, ptr %ptr
store volatile i32 %ext1, ptr %ptr
store volatile i32 %ext2, ptr %ptr
store volatile i32 %ext3, ptr %ptr
store volatile i32 %ext4, ptr %ptr
store volatile i32 %ext5, ptr %ptr
store volatile i32 %ext6, ptr %ptr
store volatile i32 %ext7, ptr %ptr
store volatile i32 %ext8, ptr %ptr
store volatile i32 %ext9, ptr %ptr
store volatile i32 %ext10, ptr %ptr
store volatile i32 %ext11, ptr %ptr
store volatile i32 %ext12, ptr %ptr
store volatile i32 %ext13, ptr %ptr
store volatile i32 %ext14, ptr %ptr
store volatile i32 %ext15, ptr %ptr
ret void
}
|