1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
|
; Test 31-to-64 bit zero extensions.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
; Test register extension, starting with an i64.
define i64 @f1(i64 %a) {
; CHECK-LABEL: f1:
; CHECK: llgtr %r2, %r2
; CHECK: br %r14
%ext = and i64 %a, 2147483647
ret i64 %ext
}
; Test register extension, starting with an i32.
define i64 @f2(i32 %a) {
; CHECK-LABEL: f2:
; CHECK: llgtr %r2, %r2
; CHECK: br %r14
%and = and i32 %a, 2147483647
%ext = zext i32 %and to i64
ret i64 %ext
}
; ... and the other way around.
define i64 @f3(i32 %a) {
; CHECK-LABEL: f3:
; CHECK: llgtr %r2, %r2
; CHECK: br %r14
%ext = zext i32 %a to i64
%and = and i64 %ext, 2147483647
ret i64 %and
}
; Check LLGT with no displacement.
define i64 @f4(ptr %src) {
; CHECK-LABEL: f4:
; CHECK: llgt %r2, 0(%r2)
; CHECK: br %r14
%word = load i32, ptr %src
%ext = zext i32 %word to i64
%and = and i64 %ext, 2147483647
ret i64 %and
}
; ... and the other way around.
define i64 @f5(ptr %src) {
; CHECK-LABEL: f5:
; CHECK: llgt %r2, 0(%r2)
; CHECK: br %r14
%word = load i32, ptr %src
%and = and i32 %word, 2147483647
%ext = zext i32 %and to i64
ret i64 %ext
}
; Check the high end of the LLGT range.
define i64 @f6(ptr %src) {
; CHECK-LABEL: f6:
; CHECK: llgt %r2, 524284(%r2)
; CHECK: br %r14
%ptr = getelementptr i32, ptr %src, i64 131071
%word = load i32, ptr %ptr
%ext = zext i32 %word to i64
%and = and i64 %ext, 2147483647
ret i64 %and
}
; Check the next word up, which needs separate address logic.
; Other sequences besides this one would be OK.
define i64 @f7(ptr %src) {
; CHECK-LABEL: f7:
; CHECK: agfi %r2, 524288
; CHECK: llgt %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i32, ptr %src, i64 131072
%word = load i32, ptr %ptr
%ext = zext i32 %word to i64
%and = and i64 %ext, 2147483647
ret i64 %and
}
; Check the high end of the negative LLGT range.
define i64 @f8(ptr %src) {
; CHECK-LABEL: f8:
; CHECK: llgt %r2, -4(%r2)
; CHECK: br %r14
%ptr = getelementptr i32, ptr %src, i64 -1
%word = load i32, ptr %ptr
%ext = zext i32 %word to i64
%and = and i64 %ext, 2147483647
ret i64 %and
}
; Check the low end of the LLGT range.
define i64 @f9(ptr %src) {
; CHECK-LABEL: f9:
; CHECK: llgt %r2, -524288(%r2)
; CHECK: br %r14
%ptr = getelementptr i32, ptr %src, i64 -131072
%word = load i32, ptr %ptr
%ext = zext i32 %word to i64
%and = and i64 %ext, 2147483647
ret i64 %and
}
; Check the next word down, which needs separate address logic.
; Other sequences besides this one would be OK.
define i64 @f10(ptr %src) {
; CHECK-LABEL: f10:
; CHECK: agfi %r2, -524292
; CHECK: llgt %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i32, ptr %src, i64 -131073
%word = load i32, ptr %ptr
%ext = zext i32 %word to i64
%and = and i64 %ext, 2147483647
ret i64 %and
}
; Check that LLGT allows an index.
define i64 @f11(i64 %src, i64 %index) {
; CHECK-LABEL: f11:
; CHECK: llgt %r2, 524287(%r3,%r2)
; CHECK: br %r14
%add1 = add i64 %src, %index
%add2 = add i64 %add1, 524287
%ptr = inttoptr i64 %add2 to ptr
%word = load i32, ptr %ptr
%ext = zext i32 %word to i64
%and = and i64 %ext, 2147483647
ret i64 %and
}
|
