1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
|
; Test sequences that can use RNSBG.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
; Test a simple mask, which is a wrap-around case.
define i32 @f1(i32 %a, i32 %b) {
; CHECK-LABEL: f1:
; CHECK: rnsbg %r2, %r3, 59, 56, 0
; CHECK: br %r14
%orb = or i32 %b, 96
%and = and i32 %a, %orb
ret i32 %and
}
; ...and again with i64.
define i64 @f2(i64 %a, i64 %b) {
; CHECK-LABEL: f2:
; CHECK: rnsbg %r2, %r3, 59, 56, 0
; CHECK: br %r14
%orb = or i64 %b, 96
%and = and i64 %a, %orb
ret i64 %and
}
; Test a case where no wraparound is needed.
define i32 @f3(i32 %a, i32 %b) {
; CHECK-LABEL: f3:
; CHECK: rnsbg %r2, %r3, 58, 61, 0
; CHECK: br %r14
%orb = or i32 %b, -61
%and = and i32 %a, %orb
ret i32 %and
}
; ...and again with i64.
define i64 @f4(i64 %a, i64 %b) {
; CHECK-LABEL: f4:
; CHECK: rnsbg %r2, %r3, 58, 61, 0
; CHECK: br %r14
%orb = or i64 %b, -61
%and = and i64 %a, %orb
ret i64 %and
}
; Test a case with just a left shift. This can't use RNSBG.
define i32 @f6(i32 %a, i32 %b) {
; CHECK-LABEL: f6:
; CHECK: sll {{%r[0-5]}}
; CHECK: nr {{%r[0-5]}}
; CHECK: br %r14
%shrb = shl i32 %b, 20
%and = and i32 %a, %shrb
ret i32 %and
}
; ...and again with i64.
define i64 @f7(i64 %a, i64 %b) {
; CHECK-LABEL: f7:
; CHECK: sllg {{%r[0-5]}}
; CHECK: ngr {{%r[0-5]}}
; CHECK: br %r14
%shrb = shl i64 %b, 20
%and = and i64 %a, %shrb
ret i64 %and
}
; Test a case with just a rotate. This can't use RNSBG.
define i32 @f8(i32 %a, i32 %b) {
; CHECK-LABEL: f8:
; CHECK: rll {{%r[0-5]}}
; CHECK: nr {{%r[0-5]}}
; CHECK: br %r14
%shlb = shl i32 %b, 22
%shrb = lshr i32 %b, 10
%rotlb = or i32 %shlb, %shrb
%and = and i32 %a, %rotlb
ret i32 %and
}
; ...and again with i64, which can.
define i64 @f9(i64 %a, i64 %b) {
; CHECK-LABEL: f9:
; CHECK: rnsbg %r2, %r3, 0, 63, 44
; CHECK: br %r14
%shlb = shl i64 %b, 44
%shrb = lshr i64 %b, 20
%rotlb = or i64 %shlb, %shrb
%and = and i64 %a, %rotlb
ret i64 %and
}
; Test a case with a left shift and OR, where the OR covers all shifted bits.
; We can do the whole thing using RNSBG.
define i32 @f10(i32 %a, i32 %b) {
; CHECK-LABEL: f10:
; CHECK: rnsbg %r2, %r3, 32, 56, 7
; CHECK: br %r14
%shlb = shl i32 %b, 7
%orb = or i32 %shlb, 127
%and = and i32 %a, %orb
ret i32 %and
}
; ...and again with i64.
define i64 @f11(i64 %a, i64 %b) {
; CHECK-LABEL: f11:
; CHECK: rnsbg %r2, %r3, 0, 56, 7
; CHECK: br %r14
%shlb = shl i64 %b, 7
%orb = or i64 %shlb, 127
%and = and i64 %a, %orb
ret i64 %and
}
; Test a case with a left shift and OR, where the OR doesn't cover all
; shifted bits. We can't use RNSBG for the shift, but we can for the OR
; and AND.
define i32 @f12(i32 %a, i32 %b) {
; CHECK-LABEL: f12:
; CHECK: sll %r3, 7
; CHECK: rnsbg %r2, %r3, 32, 57, 0
; CHECK: br %r14
%shlb = shl i32 %b, 7
%orb = or i32 %shlb, 63
%and = and i32 %a, %orb
ret i32 %and
}
; ...and again with i64.
define i64 @f13(i64 %a, i64 %b) {
; CHECK-LABEL: f13:
; CHECK: sllg [[REG:%r[01345]]], %r3, 7
; CHECK: rnsbg %r2, [[REG]], 0, 57, 0
; CHECK: br %r14
%shlb = shl i64 %b, 7
%orb = or i64 %shlb, 63
%and = and i64 %a, %orb
ret i64 %and
}
; Test a case with a right shift and OR, where the OR covers all the shifted
; bits. The whole thing can be done using RNSBG.
define i32 @f14(i32 %a, i32 %b) {
; CHECK-LABEL: f14:
; CHECK: rnsbg %r2, %r3, 60, 63, 37
; CHECK: br %r14
%shrb = lshr i32 %b, 27
%orb = or i32 %shrb, -16
%and = and i32 %a, %orb
ret i32 %and
}
; ...and again with i64.
define i64 @f15(i64 %a, i64 %b) {
; CHECK-LABEL: f15:
; CHECK: rnsbg %r2, %r3, 60, 63, 5
; CHECK: br %r14
%shrb = lshr i64 %b, 59
%orb = or i64 %shrb, -16
%and = and i64 %a, %orb
ret i64 %and
}
; Test a case with a right shift and OR, where the OR doesn't cover all the
; shifted bits. The shift needs to be done separately, but the OR and AND
; can use RNSBG.
define i32 @f16(i32 %a, i32 %b) {
; CHECK-LABEL: f16:
; CHECK: srl %r3, 29
; CHECK: rnsbg %r2, %r3, 60, 63, 0
; CHECK: br %r14
%shrb = lshr i32 %b, 29
%orb = or i32 %shrb, -16
%and = and i32 %a, %orb
ret i32 %and
}
; ...and again with i64.
define i64 @f17(i64 %a, i64 %b) {
; CHECK-LABEL: f17:
; CHECK: srlg [[REG:%r[01345]]], %r3, 61
; CHECK: rnsbg %r2, [[REG]], 60, 63, 0
; CHECK: br %r14
%shrb = lshr i64 %b, 61
%orb = or i64 %shrb, -16
%and = and i64 %a, %orb
ret i64 %and
}
; Test a combination involving an ASHR in which the sign bits matter.
; We can't use RNSBG for the ASHR in that case, but we can for the rest.
define i32 @f18(i32 %a, i32 %b, ptr %dest) {
; CHECK-LABEL: f18:
; CHECK: sra %r3, 4
; CHECK: rnsbg %r2, %r3, 32, 62, 1
; CHECK: br %r14
%ashrb = ashr i32 %b, 4
store i32 %ashrb, ptr %dest
%shlb = shl i32 %ashrb, 1
%orb = or i32 %shlb, 1
%and = and i32 %a, %orb
ret i32 %and
}
; ...and again with i64.
define i64 @f19(i64 %a, i64 %b, ptr %dest) {
; CHECK-LABEL: f19:
; CHECK: srag [[REG:%r[0145]]], %r3, 34
; CHECK: rnsbg %r2, [[REG]], 0, 62, 1
; CHECK: br %r14
%ashrb = ashr i64 %b, 34
store i64 %ashrb, ptr %dest
%shlb = shl i64 %ashrb, 1
%orb = or i64 %shlb, 1
%and = and i64 %a, %orb
ret i64 %and
}
; Test a combination involving an ASHR in which the sign bits don't matter.
define i32 @f20(i32 %a, i32 %b, ptr %dest) {
; CHECK-LABEL: f20:
; CHECK-NOT: lr
; CHECK: rnsbg %r2, %r3, 48, 62, 1
; CHECK: br %r14
%ashrb = ashr i32 %b, 17
store i32 %ashrb, ptr %dest
%shlb = shl i32 %ashrb, 1
%orb = or i32 %shlb, -65535
%and = and i32 %a, %orb
ret i32 %and
}
; ...and again with i64.
define i64 @f21(i64 %a, i64 %b, ptr %dest) {
; CHECK-LABEL: f21:
; CHECK: rnsbg %r2, %r0, 48, 62, 1
; CHECK: br %r14
%ashrb = ashr i64 %b, 49
store i64 %ashrb, ptr %dest
%shlb = shl i64 %ashrb, 1
%orb = or i64 %shlb, -65535
%and = and i64 %a, %orb
ret i64 %and
}
; Test a case with a shift, OR, and rotate where the OR covers all shifted bits.
define i64 @f22(i64 %a, i64 %b) {
; CHECK-LABEL: f22:
; CHECK: rnsbg %r2, %r3, 60, 54, 9
; CHECK: br %r14
%shlb = shl i64 %b, 5
%orb = or i64 %shlb, 31
%shlorb = shl i64 %orb, 4
%shrorb = lshr i64 %orb, 60
%rotlorb = or i64 %shlorb, %shrorb
%and = and i64 %a, %rotlorb
ret i64 %and
}
; Check the handling of zext and AND, which isn't suitable for RNSBG.
define i64 @f23(i64 %a, i32 %b) {
; CHECK-LABEL: f23:
; CHECK-NOT: rnsbg
; CHECK: br %r14
%add = add i32 %b, 1
%ext = zext i32 %add to i64
%and = and i64 %a, %ext
ret i64 %and
}
|
