1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
; Test loads of byte-swapped vector elements.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z15 | FileCheck %s
; Test v16i8 loads.
define <16 x i8> @f1(ptr %ptr) {
; CHECK-LABEL: f1:
; CHECK: vlbrq %v24, 0(%r2)
; CHECK: br %r14
%load = load <16 x i8>, ptr %ptr
%ret = shufflevector <16 x i8> %load, <16 x i8> undef,
<16 x i32> <i32 15, i32 14, i32 13, i32 12,
i32 11, i32 10, i32 9, i32 8,
i32 7, i32 6, i32 5, i32 4,
i32 3, i32 2, i32 1, i32 0>
ret <16 x i8> %ret
}
; Test v8i16 loads.
define <8 x i16> @f2(ptr %ptr) {
; CHECK-LABEL: f2:
; CHECK: vlerh %v24, 0(%r2)
; CHECK: br %r14
%load = load <8 x i16>, ptr %ptr
%ret = shufflevector <8 x i16> %load, <8 x i16> undef,
<8 x i32> <i32 7, i32 6, i32 5, i32 4,
i32 3, i32 2, i32 1, i32 0>
ret <8 x i16> %ret
}
; Test v4i32 loads.
define <4 x i32> @f3(ptr %ptr) {
; CHECK-LABEL: f3:
; CHECK: vlerf %v24, 0(%r2)
; CHECK: br %r14
%load = load <4 x i32>, ptr %ptr
%ret = shufflevector <4 x i32> %load, <4 x i32> undef,
<4 x i32> <i32 3, i32 2, i32 1, i32 0>
ret <4 x i32> %ret
}
; Test v2i64 loads.
define <2 x i64> @f4(ptr %ptr) {
; CHECK-LABEL: f4:
; CHECK: vlerg %v24, 0(%r2)
; CHECK: br %r14
%load = load <2 x i64>, ptr %ptr
%ret = shufflevector <2 x i64> %load, <2 x i64> undef,
<2 x i32> <i32 1, i32 0>
ret <2 x i64> %ret
}
; Test v4f32 loads.
define <4 x float> @f5(ptr %ptr) {
; CHECK-LABEL: f5:
; CHECK: vlerf %v24, 0(%r2)
; CHECK: br %r14
%load = load <4 x float>, ptr %ptr
%ret = shufflevector <4 x float> %load, <4 x float> undef,
<4 x i32> <i32 3, i32 2, i32 1, i32 0>
ret <4 x float> %ret
}
; Test v2f64 loads.
define <2 x double> @f6(ptr %ptr) {
; CHECK-LABEL: f6:
; CHECK: vlerg %v24, 0(%r2)
; CHECK: br %r14
%load = load <2 x double>, ptr %ptr
%ret = shufflevector <2 x double> %load, <2 x double> undef,
<2 x i32> <i32 1, i32 0>
ret <2 x double> %ret
}
; Test the highest aligned in-range offset.
define <4 x i32> @f7(ptr %base) {
; CHECK-LABEL: f7:
; CHECK: vlerf %v24, 4080(%r2)
; CHECK: br %r14
%ptr = getelementptr <4 x i32>, ptr %base, i64 255
%load = load <4 x i32>, ptr %ptr
%ret = shufflevector <4 x i32> %load, <4 x i32> undef,
<4 x i32> <i32 3, i32 2, i32 1, i32 0>
ret <4 x i32> %ret
}
; Test the highest unaligned in-range offset.
define <4 x i32> @f8(ptr %base) {
; CHECK-LABEL: f8:
; CHECK: vlerf %v24, 4095(%r2)
; CHECK: br %r14
%addr = getelementptr i8, ptr %base, i64 4095
%load = load <4 x i32>, ptr %addr
%ret = shufflevector <4 x i32> %load, <4 x i32> undef,
<4 x i32> <i32 3, i32 2, i32 1, i32 0>
ret <4 x i32> %ret
}
; Test the next offset up, which requires separate address logic,
define <4 x i32> @f9(ptr %base) {
; CHECK-LABEL: f9:
; CHECK: aghi %r2, 4096
; CHECK: vlerf %v24, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr <4 x i32>, ptr %base, i64 256
%load = load <4 x i32>, ptr %ptr
%ret = shufflevector <4 x i32> %load, <4 x i32> undef,
<4 x i32> <i32 3, i32 2, i32 1, i32 0>
ret <4 x i32> %ret
}
; Test negative offsets, which also require separate address logic,
define <4 x i32> @f10(ptr %base) {
; CHECK-LABEL: f10:
; CHECK: aghi %r2, -16
; CHECK: vlerf %v24, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr <4 x i32>, ptr %base, i64 -1
%load = load <4 x i32>, ptr %ptr
%ret = shufflevector <4 x i32> %load, <4 x i32> undef,
<4 x i32> <i32 3, i32 2, i32 1, i32 0>
ret <4 x i32> %ret
}
; Check that indexes are allowed.
define <4 x i32> @f11(ptr %base, i64 %index) {
; CHECK-LABEL: f11:
; CHECK: vlerf %v24, 0(%r3,%r2)
; CHECK: br %r14
%addr = getelementptr i8, ptr %base, i64 %index
%load = load <4 x i32>, ptr %addr
%ret = shufflevector <4 x i32> %load, <4 x i32> undef,
<4 x i32> <i32 3, i32 2, i32 1, i32 0>
ret <4 x i32> %ret
}
|
