1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
|
; Test the generated function prologs/epilogs under XPLINK64 on z/OS
;
; RUN: llc < %s -mtriple=s390x-ibm-zos -mcpu=z13 | FileCheck --check-prefixes=CHECK64,CHECK %s
; Test prolog/epilog for non-XPLEAF.
; Small stack frame.
; CHECK-LABEL: func0
; CHECK64: stmg 6, 7, 1872(4)
; stmg instruction's displacement field must be 2064-dsa_size
; as per ABI
; CHECK64: aghi 4, -192
; CHECK64: lg 7, 2072(4)
; CHECK64: aghi 4, 192
; CHECK64: b 2(7)
; CHECK64: @@PPA1_func0_0:
; CHECK64: .short 0 * Length/4 of Parms
define void @func0() {
call i64 (i64) @fun(i64 10)
ret void
}
; Spill all GPR CSRs
; CHECK-LABEL: func1
; CHECK64: stmg 6, 15, 1904(4)
; CHECK64: aghi 4, -160
; CHECK64: lmg 7, 15, 2072(4)
; CHECK64: aghi 4, 160
; CHECK64: b 2(7)
; CHECK64: @@PPA1_func1_0:
; CHECK64: .short 2 * Length/4 of Parms
define void @func1(ptr %ptr) {
%l01 = load volatile i64, ptr %ptr
%l02 = load volatile i64, ptr %ptr
%l03 = load volatile i64, ptr %ptr
%l04 = load volatile i64, ptr %ptr
%l05 = load volatile i64, ptr %ptr
%l06 = load volatile i64, ptr %ptr
%l07 = load volatile i64, ptr %ptr
%l08 = load volatile i64, ptr %ptr
%l09 = load volatile i64, ptr %ptr
%l10 = load volatile i64, ptr %ptr
%l11 = load volatile i64, ptr %ptr
%l12 = load volatile i64, ptr %ptr
%l13 = load volatile i64, ptr %ptr
%l14 = load volatile i64, ptr %ptr
%l15 = load volatile i64, ptr %ptr
%add01 = add i64 %l01, %l01
%add02 = add i64 %l02, %add01
%add03 = add i64 %l03, %add02
%add04 = add i64 %l04, %add03
%add05 = add i64 %l05, %add04
%add06 = add i64 %l06, %add05
%add07 = add i64 %l07, %add06
%add08 = add i64 %l08, %add07
%add09 = add i64 %l09, %add08
%add10 = add i64 %l10, %add09
%add11 = add i64 %l11, %add10
%add12 = add i64 %l12, %add11
%add13 = add i64 %l13, %add12
%add14 = add i64 %l14, %add13
%add15 = add i64 %l15, %add14
store volatile i64 %add01, ptr %ptr
store volatile i64 %add02, ptr %ptr
store volatile i64 %add03, ptr %ptr
store volatile i64 %add04, ptr %ptr
store volatile i64 %add05, ptr %ptr
store volatile i64 %add06, ptr %ptr
store volatile i64 %add07, ptr %ptr
store volatile i64 %add08, ptr %ptr
store volatile i64 %add09, ptr %ptr
store volatile i64 %add10, ptr %ptr
store volatile i64 %add11, ptr %ptr
store volatile i64 %add12, ptr %ptr
store volatile i64 %add13, ptr %ptr
store volatile i64 %add14, ptr %ptr
store volatile i64 %add15, ptr %ptr
ret void
}
; Spill all FPRs and VRs
; CHECK-LABEL: func2
; CHECK64: stmg 6, 7, 1744(4)
; CHECK64: aghi 4, -320
; CHECK64: std 15, {{[0-9]+}}(4) * 8-byte Folded Spill
; CHECK64: std 14, {{[0-9]+}}(4) * 8-byte Folded Spill
; CHECK64: std 13, {{[0-9]+}}(4) * 8-byte Folded Spill
; CHECK64: std 12, {{[0-9]+}}(4) * 8-byte Folded Spill
; CHECK64: std 11, {{[0-9]+}}(4) * 8-byte Folded Spill
; CHECK64: std 10, {{[0-9]+}}(4) * 8-byte Folded Spill
; CHECK64: std 9, {{[0-9]+}}(4) * 8-byte Folded Spill
; CHECK64: std 8, {{[0-9]+}}(4) * 8-byte Folded Spill
; CHECK64: vst 23, {{[0-9]+}}(4), 4 * 16-byte Folded Spill
; CHECK64: vst 22, {{[0-9]+}}(4), 4 * 16-byte Folded Spill
; CHECK64: vst 21, {{[0-9]+}}(4), 4 * 16-byte Folded Spill
; CHECK64: vst 20, {{[0-9]+}}(4), 4 * 16-byte Folded Spill
; CHECK64: vst 19, {{[0-9]+}}(4), 4 * 16-byte Folded Spill
; CHECK64: vst 18, {{[0-9]+}}(4), 4 * 16-byte Folded Spill
; CHECK64: vst 17, {{[0-9]+}}(4), 4 * 16-byte Folded Spill
; CHECK64: vst 16, {{[0-9]+}}(4), 4 * 16-byte Folded Spill
; CHECK64: ld 15, {{[0-9]+}}(4) * 8-byte Folded Reload
; CHECK64: ld 14, {{[0-9]+}}(4) * 8-byte Folded Reload
; CHECK64: ld 13, {{[0-9]+}}(4) * 8-byte Folded Reload
; CHECK64: ld 12, {{[0-9]+}}(4) * 8-byte Folded Reload
; CHECK64: ld 11, {{[0-9]+}}(4) * 8-byte Folded Reload
; CHECK64: ld 10, {{[0-9]+}}(4) * 8-byte Folded Reload
; CHECK64: ld 9, {{[0-9]+}}(4) * 8-byte Folded Reload
; CHECK64: ld 8, {{[0-9]+}}(4) * 8-byte Folded Reload
; CHECK64: vl 23, {{[0-9]+}}(4), 4 * 16-byte Folded Reload
; CHECK64: vl 22, {{[0-9]+}}(4), 4 * 16-byte Folded Reload
; CHECK64: vl 21, {{[0-9]+}}(4), 4 * 16-byte Folded Reload
; CHECK64: vl 20, {{[0-9]+}}(4), 4 * 16-byte Folded Reload
; CHECK64: vl 19, {{[0-9]+}}(4), 4 * 16-byte Folded Reload
; CHECK64: vl 18, {{[0-9]+}}(4), 4 * 16-byte Folded Reload
; CHECK64: vl 17, {{[0-9]+}}(4), 4 * 16-byte Folded Reload
; CHECK64: vl 16, {{[0-9]+}}(4), 4 * 16-byte Folded Reload
; CHECK64: lg 7, 2072(4)
; CHECK64: aghi 4, 320
; CHECK64: b 2(7)
define void @func2(ptr %ptr, ptr %vec_ptr) {
%l00 = load volatile double, ptr %ptr
%l01 = load volatile double, ptr %ptr
%l02 = load volatile double, ptr %ptr
%l03 = load volatile double, ptr %ptr
%l04 = load volatile double, ptr %ptr
%l05 = load volatile double, ptr %ptr
%l06 = load volatile double, ptr %ptr
%l07 = load volatile double, ptr %ptr
%l08 = load volatile double, ptr %ptr
%l09 = load volatile double, ptr %ptr
%l10 = load volatile double, ptr %ptr
%l11 = load volatile double, ptr %ptr
%l12 = load volatile double, ptr %ptr
%l13 = load volatile double, ptr %ptr
%l14 = load volatile double, ptr %ptr
%l15 = load volatile double, ptr %ptr
%add00 = fadd double %l01, %l00
%add01 = fadd double %l01, %add00
%add02 = fadd double %l02, %add01
%add03 = fadd double %l03, %add02
%add04 = fadd double %l04, %add03
%add05 = fadd double %l05, %add04
%add06 = fadd double %l06, %add05
%add07 = fadd double %l07, %add06
%add08 = fadd double %l08, %add07
%add09 = fadd double %l09, %add08
%add10 = fadd double %l10, %add09
%add11 = fadd double %l11, %add10
%add12 = fadd double %l12, %add11
%add13 = fadd double %l13, %add12
%add14 = fadd double %l14, %add13
%add15 = fadd double %l15, %add14
store volatile double %add00, ptr %ptr
store volatile double %add01, ptr %ptr
store volatile double %add02, ptr %ptr
store volatile double %add03, ptr %ptr
store volatile double %add04, ptr %ptr
store volatile double %add05, ptr %ptr
store volatile double %add06, ptr %ptr
store volatile double %add07, ptr %ptr
store volatile double %add08, ptr %ptr
store volatile double %add09, ptr %ptr
store volatile double %add10, ptr %ptr
store volatile double %add11, ptr %ptr
store volatile double %add12, ptr %ptr
store volatile double %add13, ptr %ptr
store volatile double %add14, ptr %ptr
store volatile double %add15, ptr %ptr
%v00 = load volatile <2 x i64>, ptr %vec_ptr
%v01 = load volatile <2 x i64>, ptr %vec_ptr
%v02 = load volatile <2 x i64>, ptr %vec_ptr
%v03 = load volatile <2 x i64>, ptr %vec_ptr
%v04 = load volatile <2 x i64>, ptr %vec_ptr
%v05 = load volatile <2 x i64>, ptr %vec_ptr
%v06 = load volatile <2 x i64>, ptr %vec_ptr
%v07 = load volatile <2 x i64>, ptr %vec_ptr
%v08 = load volatile <2 x i64>, ptr %vec_ptr
%v09 = load volatile <2 x i64>, ptr %vec_ptr
%v10 = load volatile <2 x i64>, ptr %vec_ptr
%v11 = load volatile <2 x i64>, ptr %vec_ptr
%v12 = load volatile <2 x i64>, ptr %vec_ptr
%v13 = load volatile <2 x i64>, ptr %vec_ptr
%v14 = load volatile <2 x i64>, ptr %vec_ptr
%v15 = load volatile <2 x i64>, ptr %vec_ptr
%v16 = load volatile <2 x i64>, ptr %vec_ptr
%v17 = load volatile <2 x i64>, ptr %vec_ptr
%v18 = load volatile <2 x i64>, ptr %vec_ptr
%v19 = load volatile <2 x i64>, ptr %vec_ptr
%v20 = load volatile <2 x i64>, ptr %vec_ptr
%v21 = load volatile <2 x i64>, ptr %vec_ptr
%v22 = load volatile <2 x i64>, ptr %vec_ptr
%v23 = load volatile <2 x i64>, ptr %vec_ptr
%v24 = load volatile <2 x i64>, ptr %vec_ptr
%v25 = load volatile <2 x i64>, ptr %vec_ptr
%v26 = load volatile <2 x i64>, ptr %vec_ptr
%v27 = load volatile <2 x i64>, ptr %vec_ptr
%v28 = load volatile <2 x i64>, ptr %vec_ptr
%v29 = load volatile <2 x i64>, ptr %vec_ptr
%v30 = load volatile <2 x i64>, ptr %vec_ptr
%v31 = load volatile <2 x i64>, ptr %vec_ptr
%vadd00 = add <2 x i64> %v00, %v00
%vadd01 = add <2 x i64> %v01, %vadd00
%vadd02 = add <2 x i64> %v02, %vadd01
%vadd03 = add <2 x i64> %v03, %vadd02
%vadd04 = add <2 x i64> %v04, %vadd03
%vadd05 = add <2 x i64> %v05, %vadd04
%vadd06 = add <2 x i64> %v06, %vadd05
%vadd07 = add <2 x i64> %v07, %vadd06
%vadd08 = add <2 x i64> %v08, %vadd07
%vadd09 = add <2 x i64> %v09, %vadd08
%vadd10 = add <2 x i64> %v10, %vadd09
%vadd11 = add <2 x i64> %v11, %vadd10
%vadd12 = add <2 x i64> %v12, %vadd11
%vadd13 = add <2 x i64> %v13, %vadd12
%vadd14 = add <2 x i64> %v14, %vadd13
%vadd15 = add <2 x i64> %v15, %vadd14
%vadd16 = add <2 x i64> %v16, %vadd15
%vadd17 = add <2 x i64> %v17, %vadd16
%vadd18 = add <2 x i64> %v18, %vadd17
%vadd19 = add <2 x i64> %v19, %vadd18
%vadd20 = add <2 x i64> %v20, %vadd19
%vadd21 = add <2 x i64> %v21, %vadd20
%vadd22 = add <2 x i64> %v22, %vadd21
%vadd23 = add <2 x i64> %v23, %vadd22
%vadd24 = add <2 x i64> %v24, %vadd23
%vadd25 = add <2 x i64> %v25, %vadd24
%vadd26 = add <2 x i64> %v26, %vadd25
%vadd27 = add <2 x i64> %v27, %vadd26
%vadd28 = add <2 x i64> %v28, %vadd27
%vadd29 = add <2 x i64> %v29, %vadd28
%vadd30 = add <2 x i64> %v30, %vadd29
%vadd31 = add <2 x i64> %v31, %vadd30
store volatile <2 x i64> %vadd00, ptr %vec_ptr
store volatile <2 x i64> %vadd01, ptr %vec_ptr
store volatile <2 x i64> %vadd02, ptr %vec_ptr
store volatile <2 x i64> %vadd03, ptr %vec_ptr
store volatile <2 x i64> %vadd04, ptr %vec_ptr
store volatile <2 x i64> %vadd05, ptr %vec_ptr
store volatile <2 x i64> %vadd06, ptr %vec_ptr
store volatile <2 x i64> %vadd07, ptr %vec_ptr
store volatile <2 x i64> %vadd08, ptr %vec_ptr
store volatile <2 x i64> %vadd09, ptr %vec_ptr
store volatile <2 x i64> %vadd10, ptr %vec_ptr
store volatile <2 x i64> %vadd11, ptr %vec_ptr
store volatile <2 x i64> %vadd12, ptr %vec_ptr
store volatile <2 x i64> %vadd13, ptr %vec_ptr
store volatile <2 x i64> %vadd14, ptr %vec_ptr
store volatile <2 x i64> %vadd15, ptr %vec_ptr
store volatile <2 x i64> %vadd16, ptr %vec_ptr
store volatile <2 x i64> %vadd17, ptr %vec_ptr
store volatile <2 x i64> %vadd18, ptr %vec_ptr
store volatile <2 x i64> %vadd19, ptr %vec_ptr
store volatile <2 x i64> %vadd20, ptr %vec_ptr
store volatile <2 x i64> %vadd21, ptr %vec_ptr
store volatile <2 x i64> %vadd22, ptr %vec_ptr
store volatile <2 x i64> %vadd23, ptr %vec_ptr
store volatile <2 x i64> %vadd24, ptr %vec_ptr
store volatile <2 x i64> %vadd25, ptr %vec_ptr
store volatile <2 x i64> %vadd26, ptr %vec_ptr
store volatile <2 x i64> %vadd27, ptr %vec_ptr
store volatile <2 x i64> %vadd28, ptr %vec_ptr
store volatile <2 x i64> %vadd29, ptr %vec_ptr
store volatile <2 x i64> %vadd30, ptr %vec_ptr
store volatile <2 x i64> %vadd31, ptr %vec_ptr
ret void
}
; Big stack frame, force the use of agfi before stmg
; despite not requiring stack extension routine.
; CHECK64: agfi 4, -1040768
; CHECK64: stmg 6, 7, 2064(4)
; CHECK64: agfi 4, 1040768
define void @func3() {
%arr = alloca [130070 x i64], align 8
call i64 (ptr) @fun1(ptr %arr)
ret void
}
; Requires the saving of r4 due to variable sized
; object in stack frame. (Eg: VLA) Sets up frame pointer in r8
; CHECK64: stmg 4, 10, 1856(4)
; CHECK64: aghi 4, -192
; CHECK64: lg 6, 40(5)
; CHECK64: lg 5, 32(5)
; CHECK64: lgr 8, 4
; CHECK64: basr 7, 6
; CHECK64-NEXT: bcr 0, 0
; CHECK64: lmg 4, 10, 2048(4)
define i64 @func4(i64 %n) {
%vla = alloca i64, i64 %n, align 8
%call = call i64 @fun2(i64 %n, ptr nonnull %vla, ptr nonnull %vla)
ret i64 %call
}
; Require saving of r4 and in addition, a displacement large enough
; to force use of agfi before stmg.
; CHECK64: lgr 0, 4
; CHECK64: agfi 4, -1040192
; CHECK64: stmg 4, 10, 2048(4)
; CHECK64: lgr 8, 4
; CHECK64: basr 7, 6
; CHECK64-NEXT: bcr 0, 0
; CHECK64: lmg 4, 10, 2048(4)
define i64 @func5(i64 %n) {
%vla = alloca i64, i64 %n, align 8
%arr = alloca [130000 x i64], align 8
%call = call i64 @fun2(i64 %n, ptr nonnull %vla, ptr %arr)
ret i64 %call
}
; CHECK-LABEL: large_stack
; CHECK64: agfi 4, -1048768
; CHECK64-NEXT: llgt 3, 1208
; CHECK64-NEXT: cg 4, 64(3)
; CHECK64-NEXT: jhe
; CHECK64: * %bb.1:
; CHECK64: lg 3, 72(3)
; CHECK64: basr 3, 3
; CHECK64: stmg 6, 7, 2064(4)
define void @large_stack0() {
%arr = alloca [131072 x i64], align 8
call i64 (ptr) @fun1(ptr %arr)
ret void
}
; CHECK-LABEL: large_stack1
; CHECK64: agfi 4, -1048768
; CHECK64: lgr 0, 3
; CHECK64: llgt 3, 1208
; CHECK64: cg 4, 64(3)
; CHECK64: jhe @BB7_2
; CHECK64: %bb.1:
; CHECK64: lg 3, 72(3)
; CHECK64: basr 3, 3
; CHECK64: bcr 0, 7
; CHECK64: @BB7_2:
; CHECK64: stmg 6, 7, 2064(4)
; CHECK64: lgr 3, 0
; CHECK64: @@PPA1_large_stack1_0:
; CHECK64: .short 6 * Length/4 of Parms
define void @large_stack1(i64 %n1, i64 %n2, i64 %n3) {
%arr = alloca [131072 x i64], align 8
call i64 (ptr, i64, i64, i64) @fun3(ptr %arr,
i64 %n1, i64 %n2, i64 %n3)
ret void
}
; CHECK-LABEL: large_stack2
; CHECK64: lgr 0, 4
; CHECK64: stg 3, 2192(4)
; CHECK64: agfi 4, -1048768
; CHECK64: llgt 3, 1208
; CHECK64: cg 4, 64(3)
; CHECK64: jhe @BB8_2
; CHECK64: %bb.1:
; CHECK64: lg 3, 72(3)
; CHECK64: basr 3, 3
; CHECK64: bcr 0, 7
; CHECK64: @BB8_2:
; CHECK64: lgr 3, 0
; CHECK64: lg 3, 2192(3)
; CHECK64: stmg 4, 12, 2048(4)
; CHECK64: lgr 8, 4
define void @large_stack2(i64 %n1, i64 %n2, i64 %n3) {
%arr0 = alloca [131072 x i64], align 8
%arr1 = alloca i64, i64 %n1, align 8
call i64 (ptr, ptr, i64, i64, i64) @fun4(ptr %arr0,
ptr %arr1, i64 %n1, i64 %n2, i64 %n3)
ret void
}
; CHECK-LABEL: leaf_func
; CHECK-NOT: aghi 4,
; CHECK-NOT: stmg
; CHECK: agr 1, 2
; CHECK: msgr 1, 3
; CHECK: aghik 3, 1, -4
; CHECK-NOT: aghi 4,
; CHECK-NOT: lmg
define i64 @leaf_func0(i64 %a, i64 %b, i64 %c) {
%n = add i64 %a, %b
%m = mul i64 %n, %c
%o = sub i64 %m, 4
ret i64 %o
}
declare i64 @fun(i64 %arg0)
declare i64 @fun1(ptr %ptr)
declare i64 @fun2(i64 %n, ptr %arr0, ptr %arr1)
declare i64 @fun3(ptr %ptr, i64 %n1, i64 %n2, i64 %n3)
declare i64 @fun4(ptr %ptr0, ptr %ptr1, i64 %n1, i64 %n2, i64 %n3)
|
