1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.ashr.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_ashr_v512i32_vv(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_ashr_v512i32_vv:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvsra %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.ashr.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}
define fastcc <512 x i32> @test_vp_ashr_v512i32_rv(i32 %s0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_ashr_v512i32_rv:
; CHECK: # %bb.0:
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: sll %s2, %s0, 32
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: or %s0, %s0, %s2
; CHECK-NEXT: lea %s2, 256
; CHECK-NEXT: lvl %s2
; CHECK-NEXT: vbrd %v1, %s0
; CHECK-NEXT: adds.w.sx %s0, 1, %s1
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvsra %v0, %v1, %v0, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%xins = insertelement <512 x i32> undef, i32 %s0, i32 0
%i0 = shufflevector <512 x i32> %xins, <512 x i32> undef, <512 x i32> zeroinitializer
%r0 = call <512 x i32> @llvm.vp.ashr.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}
define fastcc <512 x i32> @test_vp_ashr_v512i32_vr(<512 x i32> %i0, i32 %s1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_ashr_v512i32_vr:
; CHECK: # %bb.0:
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: sll %s2, %s0, 32
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: or %s0, %s0, %s2
; CHECK-NEXT: adds.w.sx %s1, 1, %s1
; CHECK-NEXT: and %s1, %s1, (32)0
; CHECK-NEXT: srl %s1, %s1, 1
; CHECK-NEXT: lvl %s1
; CHECK-NEXT: pvsra %v0, %v0, %s0, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%yins = insertelement <512 x i32> undef, i32 %s1, i32 0
%i1 = shufflevector <512 x i32> %yins, <512 x i32> undef, <512 x i32> zeroinitializer
%r0 = call <512 x i32> @llvm.vp.ashr.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}
|
