1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=ve-unknown-unknown -mattr=+vpu | FileCheck %s
@v256i1 = common dso_local local_unnamed_addr global <256 x i1> zeroinitializer, align 4
@v512i1 = common dso_local local_unnamed_addr global <512 x i1> zeroinitializer, align 4
; Function Attrs: norecurse nounwind readonly
define fastcc void @storev256i1(ptr nocapture %mp, <256 x i1> %m) {
; CHECK-LABEL: storev256i1:
; CHECK: # %bb.0:
; CHECK-NEXT: svm %s1, %vm1, 3
; CHECK-NEXT: st %s1, 24(, %s0)
; CHECK-NEXT: svm %s1, %vm1, 2
; CHECK-NEXT: st %s1, 16(, %s0)
; CHECK-NEXT: svm %s1, %vm1, 1
; CHECK-NEXT: st %s1, 8(, %s0)
; CHECK-NEXT: svm %s1, %vm1, 0
; CHECK-NEXT: st %s1, (, %s0)
; CHECK-NEXT: b.l.t (, %s10)
store <256 x i1> %m, ptr %mp, align 16
ret void
}
; Function Attrs: norecurse nounwind readonly
define fastcc void @storev256i1com(<256 x i1> %m) {
; CHECK-LABEL: storev256i1com:
; CHECK: # %bb.0:
; CHECK-NEXT: svm %s0, %vm1, 3
; CHECK-NEXT: lea %s1, v256i1@lo
; CHECK-NEXT: and %s1, %s1, (32)0
; CHECK-NEXT: lea.sl %s1, v256i1@hi(, %s1)
; CHECK-NEXT: st %s0, 24(, %s1)
; CHECK-NEXT: svm %s0, %vm1, 2
; CHECK-NEXT: st %s0, 16(, %s1)
; CHECK-NEXT: svm %s0, %vm1, 1
; CHECK-NEXT: st %s0, 8(, %s1)
; CHECK-NEXT: svm %s0, %vm1, 0
; CHECK-NEXT: st %s0, (, %s1)
; CHECK-NEXT: b.l.t (, %s10)
store <256 x i1> %m, ptr @v256i1, align 16
ret void
}
; Function Attrs: norecurse nounwind readonly
define fastcc void @storev512i1(ptr nocapture %mp, <512 x i1> %m) {
; CHECK-LABEL: storev512i1:
; CHECK: # %bb.0:
; CHECK-NEXT: svm %s1, %vm2, 3
; CHECK-NEXT: st %s1, 56(, %s0)
; CHECK-NEXT: svm %s1, %vm2, 2
; CHECK-NEXT: st %s1, 48(, %s0)
; CHECK-NEXT: svm %s1, %vm2, 1
; CHECK-NEXT: st %s1, 40(, %s0)
; CHECK-NEXT: svm %s1, %vm2, 0
; CHECK-NEXT: st %s1, 32(, %s0)
; CHECK-NEXT: svm %s1, %vm3, 3
; CHECK-NEXT: st %s1, 24(, %s0)
; CHECK-NEXT: svm %s1, %vm3, 2
; CHECK-NEXT: st %s1, 16(, %s0)
; CHECK-NEXT: svm %s1, %vm3, 1
; CHECK-NEXT: st %s1, 8(, %s0)
; CHECK-NEXT: svm %s1, %vm3, 0
; CHECK-NEXT: st %s1, (, %s0)
; CHECK-NEXT: b.l.t (, %s10)
store <512 x i1> %m, ptr %mp, align 16
ret void
}
; Function Attrs: norecurse nounwind readonly
define fastcc void @storev512i1com(<512 x i1> %m) {
; CHECK-LABEL: storev512i1com:
; CHECK: # %bb.0:
; CHECK-NEXT: svm %s0, %vm2, 3
; CHECK-NEXT: lea %s1, v512i1@lo
; CHECK-NEXT: and %s1, %s1, (32)0
; CHECK-NEXT: lea.sl %s1, v512i1@hi(, %s1)
; CHECK-NEXT: st %s0, 56(, %s1)
; CHECK-NEXT: svm %s0, %vm2, 2
; CHECK-NEXT: st %s0, 48(, %s1)
; CHECK-NEXT: svm %s0, %vm2, 1
; CHECK-NEXT: st %s0, 40(, %s1)
; CHECK-NEXT: svm %s0, %vm2, 0
; CHECK-NEXT: st %s0, 32(, %s1)
; CHECK-NEXT: svm %s0, %vm3, 3
; CHECK-NEXT: st %s0, 24(, %s1)
; CHECK-NEXT: svm %s0, %vm3, 2
; CHECK-NEXT: st %s0, 16(, %s1)
; CHECK-NEXT: svm %s0, %vm3, 1
; CHECK-NEXT: st %s0, 8(, %s1)
; CHECK-NEXT: svm %s0, %vm3, 0
; CHECK-NEXT: st %s0, (, %s1)
; CHECK-NEXT: b.l.t (, %s10)
store <512 x i1> %m, ptr @v512i1, align 16
ret void
}
|
