File: virtreg-physreg-def-regallocfast.mir

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-22
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,799,624 kB
  • sloc: cpp: 6,428,607; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,889; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (19 lines) | stat: -rw-r--r-- 603 bytes parent folder | download | duplicates (16) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
 
# RUN: llc -o - -mtriple=x86_64-- -run-pass=regallocfast %s | FileCheck %s
# Fast regalloc used to not collect physical register definitions
# before walking and assigning the virtual definition.
# Therefore it was possible for a virtual definition to end up
# using the same register as a later (in terms of operand list) physical
# register.
# Check this does not happen.
#
# PR41790
---
name: instruction_with_1virtreg_1physreg_defs
tracksRegLiveness: true
body: |
  bb.0:
    ; CHECK-NOT: $rax = KILL implicit-def dead $rax
    %0:gr64 = KILL implicit-def dead $rax
    KILL killed %0
    RET 0
...