File: ldp-preind.predictable.txt

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-22
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,799,624 kB
  • sloc: cpp: 6,428,607; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,889; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (18 lines) | stat: -rw-r--r-- 604 bytes parent folder | download | duplicates (37) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 
# RUN: llvm-mc -triple=aarch64 -mattr=+fp-armv8 -disassemble < %s 2>&1 | FileCheck %s
# RUN: llvm-mc -triple=arm64 -mattr=+fp-armv8 -disassemble < %s 2>&1 | FileCheck %s

# None of these instructions should be classified as unpredictable:

# CHECK-NOT: potentially undefined instruction encoding

# Stores from duplicated registers should be fine.
0xe3 0x0f 0x80 0xa9
# CHECK: stp x3, x3, [sp, #0]!

# d5 != x5 so "ldp d5, d6, [x5, #24]!" is fine.
0xa5 0x98 0xc1 0x6d
# CHECK: ldp d5, d6, [x5, #24]!

# xzr != sp so "stp xzr, xzr, [sp, #8]!" is fine.
0xff 0xff 0x80 0xa9
# CHECK: stp xzr, xzr, [sp, #8]!