1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -passes=instcombine -instcombine-infinite-loop-threshold=2 < %s | FileCheck %s
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-pc-linux-gnu"
@a = dso_local local_unnamed_addr global i64 0, align 8
@d = dso_local local_unnamed_addr global i64 0, align 8
@c = external dso_local local_unnamed_addr global i8, align 1
define void @test(ptr nocapture readonly %arg) local_unnamed_addr {
; CHECK-LABEL: @test(
; CHECK-NEXT: bb:
; CHECK-NEXT: [[I:%.*]] = load i64, ptr @d, align 8
; CHECK-NEXT: [[I1:%.*]] = icmp eq i64 [[I]], 0
; CHECK-NEXT: [[I2:%.*]] = load i64, ptr @a, align 8
; CHECK-NEXT: [[I3:%.*]] = icmp ne i64 [[I2]], 0
; CHECK-NEXT: br i1 [[I1]], label [[BB13:%.*]], label [[BB4:%.*]]
; CHECK: bb4:
; CHECK-NEXT: [[I5:%.*]] = load i16, ptr [[ARG:%.*]], align 2
; CHECK-NEXT: [[I6:%.*]] = trunc i16 [[I5]] to i8
; CHECK-NEXT: store i8 [[I6]], ptr @c, align 1
; CHECK-NEXT: tail call void @llvm.assume(i1 [[I3]])
; CHECK-NEXT: br label [[BB22:%.*]]
; CHECK: bb13:
; CHECK-NEXT: [[I14:%.*]] = load i16, ptr [[ARG]], align 2
; CHECK-NEXT: [[I15:%.*]] = trunc i16 [[I14]] to i8
; CHECK-NEXT: store i8 [[I15]], ptr @c, align 1
; CHECK-NEXT: br label [[BB22]]
; CHECK: bb22:
; CHECK-NEXT: [[STOREMERGE2_IN:%.*]] = load i16, ptr [[ARG]], align 2
; CHECK-NEXT: [[STOREMERGE2:%.*]] = trunc i16 [[STOREMERGE2_IN]] to i8
; CHECK-NEXT: store i8 [[STOREMERGE2]], ptr @c, align 1
; CHECK-NEXT: [[STOREMERGE1_IN:%.*]] = load i16, ptr [[ARG]], align 2
; CHECK-NEXT: [[STOREMERGE1:%.*]] = trunc i16 [[STOREMERGE1_IN]] to i8
; CHECK-NEXT: store i8 [[STOREMERGE1]], ptr @c, align 1
; CHECK-NEXT: [[STOREMERGE_IN:%.*]] = load i16, ptr [[ARG]], align 2
; CHECK-NEXT: [[STOREMERGE:%.*]] = trunc i16 [[STOREMERGE_IN]] to i8
; CHECK-NEXT: store i8 [[STOREMERGE]], ptr @c, align 1
; CHECK-NEXT: br label [[BB23:%.*]]
; CHECK: bb23:
; CHECK-NEXT: br label [[BB23]]
;
bb:
%i = load i64, ptr @d, align 8
%i1 = icmp eq i64 %i, 0
%i2 = load i64, ptr @a, align 8
%i3 = icmp ne i64 %i2, 0
br i1 %i1, label %bb13, label %bb4
bb4: ; preds = %bb
%i5 = load i16, ptr %arg, align 2
%i6 = trunc i16 %i5 to i8
store i8 %i6, ptr @c, align 1
tail call void @llvm.assume(i1 %i3)
%i7 = load i16, ptr %arg, align 2
%i8 = trunc i16 %i7 to i8
store i8 %i8, ptr @c, align 1
%i9 = load i16, ptr %arg, align 2
%i10 = trunc i16 %i9 to i8
store i8 %i10, ptr @c, align 1
%i11 = load i16, ptr %arg, align 2
%i12 = trunc i16 %i11 to i8
store i8 %i12, ptr @c, align 1
br label %bb22
bb13: ; preds = %bb
%i14 = load i16, ptr %arg, align 2
%i15 = trunc i16 %i14 to i8
store i8 %i15, ptr @c, align 1
%i16 = load i16, ptr %arg, align 2
%i17 = trunc i16 %i16 to i8
store i8 %i17, ptr @c, align 1
%i18 = load i16, ptr %arg, align 2
%i19 = trunc i16 %i18 to i8
store i8 %i19, ptr @c, align 1
%i20 = load i16, ptr %arg, align 2
%i21 = trunc i16 %i20 to i8
store i8 %i21, ptr @c, align 1
br label %bb22
bb22: ; preds = %bb13, %bb4
br label %bb23
bb23: ; preds = %bb23, %bb22
br label %bb23
}
; Function Attrs: nounwind willreturn
declare void @llvm.assume(i1) #0
attributes #0 = { nounwind willreturn }
|
