1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -passes=loop-rotate < %s | FileCheck %s
define i64 @switch_multi_entry_known_entry() {
; CHECK-LABEL: @switch_multi_entry_known_entry(
; CHECK-NEXT: start:
; CHECK-NEXT: br label [[HEADER:%.*]]
; CHECK: header:
; CHECK-NEXT: [[STATE:%.*]] = phi i8 [ 2, [[START:%.*]] ], [ [[NEXT_STATE:%.*]], [[LATCH:%.*]] ]
; CHECK-NEXT: [[COUNT:%.*]] = phi i64 [ 0, [[START]] ], [ [[INC:%.*]], [[LATCH]] ]
; CHECK-NEXT: switch i8 [[STATE]], label [[EXIT:%.*]] [
; CHECK-NEXT: i8 0, label [[LATCH]]
; CHECK-NEXT: i8 2, label [[LATCH]]
; CHECK-NEXT: ]
; CHECK: latch:
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i64 [[COUNT]], 999
; CHECK-NEXT: [[NEXT_STATE]] = zext i1 [[CMP]] to i8
; CHECK-NEXT: [[INC]] = add i64 [[COUNT]], 1
; CHECK-NEXT: br label [[HEADER]]
; CHECK: exit:
; CHECK-NEXT: [[COUNT_LCSSA:%.*]] = phi i64 [ [[COUNT]], [[HEADER]] ]
; CHECK-NEXT: ret i64 [[COUNT_LCSSA]]
;
start:
br label %header
header: ; preds = %latch, %start
%state = phi i8 [ 2, %start ], [ %next_state, %latch ]
%count = phi i64 [ 0, %start ], [ %inc, %latch ]
switch i8 %state, label %exit [
i8 0, label %latch
i8 2, label %latch
]
latch: ; preds = %header, %header
%cmp = icmp eq i64 %count, 999
%next_state = zext i1 %cmp to i8
%inc = add i64 %count, 1
br label %header
exit: ; preds = %header
ret i64 %count
}
define i64 @switch_multi_entry_unknown_entry(i8 %start_state) {
; CHECK-LABEL: @switch_multi_entry_unknown_entry(
; CHECK-NEXT: start:
; CHECK-NEXT: br label [[HEADER:%.*]]
; CHECK: header:
; CHECK-NEXT: [[STATE:%.*]] = phi i8 [ [[START_STATE:%.*]], [[START:%.*]] ], [ [[NEXT_STATE:%.*]], [[LATCH:%.*]] ]
; CHECK-NEXT: [[COUNT:%.*]] = phi i64 [ 0, [[START]] ], [ [[INC:%.*]], [[LATCH]] ]
; CHECK-NEXT: switch i8 [[STATE]], label [[EXIT:%.*]] [
; CHECK-NEXT: i8 0, label [[LATCH]]
; CHECK-NEXT: i8 2, label [[LATCH]]
; CHECK-NEXT: ]
; CHECK: latch:
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i64 [[COUNT]], 999
; CHECK-NEXT: [[NEXT_STATE]] = zext i1 [[CMP]] to i8
; CHECK-NEXT: [[INC]] = add i64 [[COUNT]], 1
; CHECK-NEXT: br label [[HEADER]]
; CHECK: exit:
; CHECK-NEXT: [[COUNT_LCSSA:%.*]] = phi i64 [ [[COUNT]], [[HEADER]] ]
; CHECK-NEXT: ret i64 [[COUNT_LCSSA]]
;
start:
br label %header
header: ; preds = %latch, %start
%state = phi i8 [ %start_state, %start ], [ %next_state, %latch ]
%count = phi i64 [ 0, %start ], [ %inc, %latch ]
switch i8 %state, label %exit [
i8 0, label %latch
i8 2, label %latch
]
latch: ; preds = %header, %header
%cmp = icmp eq i64 %count, 999
%next_state = zext i1 %cmp to i8
%inc = add i64 %count, 1
br label %header
exit: ; preds = %header
ret i64 %count
}
define i64 @switch_multi_exit_known_entry() {
; CHECK-LABEL: @switch_multi_exit_known_entry(
; CHECK-NEXT: start:
; CHECK-NEXT: br label [[HEADER:%.*]]
; CHECK: header:
; CHECK-NEXT: [[STATE:%.*]] = phi i8 [ 0, [[START:%.*]] ], [ [[NEXT_STATE:%.*]], [[LATCH:%.*]] ]
; CHECK-NEXT: [[COUNT:%.*]] = phi i64 [ 0, [[START]] ], [ [[INC:%.*]], [[LATCH]] ]
; CHECK-NEXT: switch i8 [[STATE]], label [[LATCH]] [
; CHECK-NEXT: i8 1, label [[EXIT:%.*]]
; CHECK-NEXT: i8 2, label [[EXIT]]
; CHECK-NEXT: ]
; CHECK: latch:
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i64 [[COUNT]], 999
; CHECK-NEXT: [[NEXT_STATE]] = zext i1 [[CMP]] to i8
; CHECK-NEXT: [[INC]] = add i64 [[COUNT]], 1
; CHECK-NEXT: br label [[HEADER]]
; CHECK: exit:
; CHECK-NEXT: [[COUNT_LCSSA:%.*]] = phi i64 [ [[COUNT]], [[HEADER]] ], [ [[COUNT]], [[HEADER]] ]
; CHECK-NEXT: ret i64 [[COUNT_LCSSA]]
;
start:
br label %header
header: ; preds = %latch, %start
%state = phi i8 [ 0, %start ], [ %next_state, %latch ]
%count = phi i64 [ 0, %start ], [ %inc, %latch ]
switch i8 %state, label %latch [
i8 1, label %exit
i8 2, label %exit
]
latch: ; preds = %header, %header
%cmp = icmp eq i64 %count, 999
%next_state = zext i1 %cmp to i8
%inc = add i64 %count, 1
br label %header
exit: ; preds = %header
ret i64 %count
}
define i64 @switch_multi_exit_unknown_entry(i8 %start_state) {
; CHECK-LABEL: @switch_multi_exit_unknown_entry(
; CHECK-NEXT: start:
; CHECK-NEXT: br label [[HEADER:%.*]]
; CHECK: header:
; CHECK-NEXT: [[STATE:%.*]] = phi i8 [ [[START_STATE:%.*]], [[START:%.*]] ], [ [[NEXT_STATE:%.*]], [[LATCH:%.*]] ]
; CHECK-NEXT: [[COUNT:%.*]] = phi i64 [ 0, [[START]] ], [ [[INC:%.*]], [[LATCH]] ]
; CHECK-NEXT: switch i8 [[STATE]], label [[LATCH]] [
; CHECK-NEXT: i8 1, label [[EXIT:%.*]]
; CHECK-NEXT: i8 2, label [[EXIT]]
; CHECK-NEXT: ]
; CHECK: latch:
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i64 [[COUNT]], 999
; CHECK-NEXT: [[NEXT_STATE]] = zext i1 [[CMP]] to i8
; CHECK-NEXT: [[INC]] = add i64 [[COUNT]], 1
; CHECK-NEXT: br label [[HEADER]]
; CHECK: exit:
; CHECK-NEXT: [[COUNT_LCSSA:%.*]] = phi i64 [ [[COUNT]], [[HEADER]] ], [ [[COUNT]], [[HEADER]] ]
; CHECK-NEXT: ret i64 [[COUNT_LCSSA]]
;
start:
br label %header
header: ; preds = %latch, %start
%state = phi i8 [ %start_state, %start ], [ %next_state, %latch ]
%count = phi i64 [ 0, %start ], [ %inc, %latch ]
switch i8 %state, label %latch [
i8 1, label %exit
i8 2, label %exit
]
latch: ; preds = %header, %header
%cmp = icmp eq i64 %count, 999
%next_state = zext i1 %cmp to i8
%inc = add i64 %count, 1
br label %header
exit: ; preds = %header
ret i64 %count
}
|
