1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -O1 -S < %s | FileCheck %s
; Make sure we reassociate and1 with and2 before instcombine to allow
; Demorgan logic fold:
; (a & ~b) & ~c --> a & ~(b | c)
define i4 @not_reassociate_and_and_not(i4 %a, i4 %b, i4 %c, i4 %d) {
; CHECK-LABEL: @not_reassociate_and_and_not(
; CHECK-NEXT: [[TMP1:%.*]] = or i4 [[B:%.*]], [[C:%.*]]
; CHECK-NEXT: [[TMP2:%.*]] = xor i4 [[TMP1]], -1
; CHECK-NEXT: [[AND2:%.*]] = and i4 [[TMP2]], [[A:%.*]]
; CHECK-NEXT: [[AND3:%.*]] = and i4 [[AND2]], [[D:%.*]]
; CHECK-NEXT: ret i4 [[AND3]]
;
%notb = xor i4 %b, -1
%notc = xor i4 %c, -1
%and1 = and i4 %a, %notb
%and2 = and i4 %and1, %d
%and3 = and i4 %and2, %notc
ret i4 %and3
}
; (a | ~b) | ~c --> a | ~(b & c)
define i32 @not_reassociate_or_or_not(i32 %a, i32 %b, i32 %c, i32 %d) {
; CHECK-LABEL: @not_reassociate_or_or_not(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[B:%.*]], [[C:%.*]]
; CHECK-NEXT: [[TMP2:%.*]] = xor i32 [[TMP1]], -1
; CHECK-NEXT: [[B2:%.*]] = or i32 [[TMP2]], [[A:%.*]]
; CHECK-NEXT: [[B3:%.*]] = or i32 [[B2]], [[D:%.*]]
; CHECK-NEXT: ret i32 [[B3]]
;
%notb = xor i32 %b, -1
%notc = xor i32 %c, -1
%b1 = or i32 %a, %notb
%b2 = or i32 %b1, %d
%b3 = or i32 %b2, %notc
ret i32 %b3
}
define i32 @PR58137_sdiv(i32 %a, i32 %b) {
; CHECK-LABEL: @PR58137_sdiv(
; CHECK-NEXT: ret i32 [[B:%.*]]
;
%mul = mul nsw i32 2, %b
%mul1 = mul nsw i32 %mul, %a
%mul2 = mul nsw i32 2, %a
%div = sdiv i32 %mul1, %mul2
ret i32 %div
}
define i32 @PR58137_udiv(i32 %x, i32 %y) {
; CHECK-LABEL: @PR58137_udiv(
; CHECK-NEXT: ret i32 [[X:%.*]]
;
%zx = zext i32 %x to i64
%zy = zext i32 %y to i64
%m1 = mul nuw i64 %zx, %zy
%m2 = mul nuw i64 4, %m1
%m3 = mul nuw i64 4, %zy
%d = udiv i64 %m2, %m3
%t = trunc i64 %d to i32
ret i32 %t
}
|
