1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -passes=simplifycfg -simplifycfg-require-and-preserve-domtree=1 -S -o - < %s | FileCheck %s
declare void @func2(i32)
declare void @func4(i32)
declare void @func6(i32)
declare void @func8(i32)
;; test1 - create a switch with case 2 and case 4 from two branches: N == 2
;; and N == 4.
define void @test1(i32 %N) nounwind uwtable {
; CHECK-LABEL: @test1(
; CHECK-NEXT: entry:
; CHECK-NEXT: switch i32 [[N:%.*]], label [[IF_ELSE8:%.*]] [
; CHECK-NEXT: i32 2, label [[IF_THEN:%.*]]
; CHECK-NEXT: i32 4, label [[IF_THEN7:%.*]]
; CHECK-NEXT: ], !prof !0
; CHECK: if.then:
; CHECK-NEXT: call void @func2(i32 [[N]]) #[[ATTR1:[0-9]+]]
; CHECK-NEXT: br label [[IF_END9:%.*]]
; CHECK: if.then7:
; CHECK-NEXT: call void @func4(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[IF_END9]]
; CHECK: if.else8:
; CHECK-NEXT: call void @func8(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[IF_END9]]
; CHECK: if.end9:
; CHECK-NEXT: ret void
;
entry:
%cmp = icmp eq i32 %N, 2
br i1 %cmp, label %if.then, label %if.else, !prof !0
if.then:
call void @func2(i32 %N) nounwind
br label %if.end9
if.else:
%cmp2 = icmp eq i32 %N, 4
br i1 %cmp2, label %if.then7, label %if.else8, !prof !1
if.then7:
call void @func4(i32 %N) nounwind
br label %if.end
if.else8:
call void @func8(i32 %N) nounwind
br label %if.end
if.end:
br label %if.end9
if.end9:
ret void
}
;; test2 - Merge two switches where PredDefault == BB.
define void @test2(i32 %M, i32 %N) nounwind uwtable {
; CHECK-LABEL: @test2(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[CMP:%.*]] = icmp sgt i32 [[M:%.*]], 2
; CHECK-NEXT: br i1 [[CMP]], label [[SW1:%.*]], label [[SW2:%.*]]
; CHECK: sw1:
; CHECK-NEXT: switch i32 [[N:%.*]], label [[SW_EPILOG:%.*]] [
; CHECK-NEXT: i32 2, label [[SW_BB:%.*]]
; CHECK-NEXT: i32 3, label [[SW_BB1:%.*]]
; CHECK-NEXT: i32 4, label [[SW_BB5:%.*]]
; CHECK-NEXT: ], !prof !1
; CHECK: sw.bb:
; CHECK-NEXT: call void @func2(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[SW_EPILOG]]
; CHECK: sw.bb1:
; CHECK-NEXT: call void @func4(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[SW_EPILOG]]
; CHECK: sw2:
; CHECK-NEXT: switch i32 [[N]], label [[SW_EPILOG]] [
; CHECK-NEXT: i32 2, label [[SW_BB4:%.*]]
; CHECK-NEXT: i32 4, label [[SW_BB5]]
; CHECK-NEXT: ], !prof !2
; CHECK: sw.bb4:
; CHECK-NEXT: call void @func6(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[SW_EPILOG]]
; CHECK: sw.bb5:
; CHECK-NEXT: call void @func8(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[SW_EPILOG]]
; CHECK: sw.epilog:
; CHECK-NEXT: ret void
;
entry:
%cmp = icmp sgt i32 %M, 2
br i1 %cmp, label %sw1, label %sw2
sw1:
switch i32 %N, label %sw2 [
i32 2, label %sw.bb
i32 3, label %sw.bb1
], !prof !2
sw.bb:
call void @func2(i32 %N) nounwind
br label %sw.epilog
sw.bb1:
call void @func4(i32 %N) nounwind
br label %sw.epilog
sw2:
;; Here "case 2" is invalidated if control is transferred through default case
;; of the first switch.
switch i32 %N, label %sw.epilog [
i32 2, label %sw.bb4
i32 4, label %sw.bb5
], !prof !3
sw.bb4:
call void @func6(i32 %N) nounwind
br label %sw.epilog
sw.bb5:
call void @func8(i32 %N) nounwind
br label %sw.epilog
sw.epilog:
ret void
}
;; test3 - Merge two switches where PredDefault != BB.
define void @test3(i32 %M, i32 %N) nounwind uwtable {
; CHECK-LABEL: @test3(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[CMP:%.*]] = icmp sgt i32 [[M:%.*]], 2
; CHECK-NEXT: br i1 [[CMP]], label [[SW1:%.*]], label [[SW2:%.*]]
; CHECK: sw1:
; CHECK-NEXT: switch i32 [[N:%.*]], label [[SW_BB:%.*]] [
; CHECK-NEXT: i32 1, label [[SW_BB1:%.*]]
; CHECK-NEXT: i32 3, label [[SW_BB4:%.*]]
; CHECK-NEXT: i32 2, label [[SW_EPILOG:%.*]]
; CHECK-NEXT: ], !prof !3
; CHECK: sw.bb:
; CHECK-NEXT: call void @func2(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[SW_EPILOG]]
; CHECK: sw.bb1:
; CHECK-NEXT: call void @func4(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[SW_EPILOG]]
; CHECK: sw2:
; CHECK-NEXT: switch i32 [[N]], label [[SW_EPILOG]] [
; CHECK-NEXT: i32 3, label [[SW_BB4]]
; CHECK-NEXT: i32 4, label [[SW_BB5:%.*]]
; CHECK-NEXT: ], !prof !4
; CHECK: sw.bb4:
; CHECK-NEXT: call void @func6(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[SW_EPILOG]]
; CHECK: sw.bb5:
; CHECK-NEXT: call void @func8(i32 [[N]]) #[[ATTR1]]
; CHECK-NEXT: br label [[SW_EPILOG]]
; CHECK: sw.epilog:
; CHECK-NEXT: ret void
;
entry:
%cmp = icmp sgt i32 %M, 2
br i1 %cmp, label %sw1, label %sw2
sw1:
switch i32 %N, label %sw.bb [
i32 2, label %sw2
i32 3, label %sw2
i32 1, label %sw.bb1
], !prof !4
sw.bb:
call void @func2(i32 %N) nounwind
br label %sw.epilog
sw.bb1:
call void @func4(i32 %N) nounwind
br label %sw.epilog
sw2:
switch i32 %N, label %sw.epilog [
i32 3, label %sw.bb4
i32 4, label %sw.bb5
], !prof !5
sw.bb4:
call void @func6(i32 %N) nounwind
br label %sw.epilog
sw.bb5:
call void @func8(i32 %N) nounwind
br label %sw.epilog
sw.epilog:
ret void
}
!0 = !{!"branch_weights", i32 64, i32 4}
!1 = !{!"branch_weights", i32 4, i32 64}
; CHECK: !0 = !{!"branch_weights", i32 256, i32 4352, i32 16}
!2 = !{!"branch_weights", i32 4, i32 4, i32 8}
!3 = !{!"branch_weights", i32 8, i32 8, i32 4}
; CHECK: !1 = !{!"branch_weights", i32 32, i32 48, i32 96, i32 16}
!4 = !{!"branch_weights", i32 7, i32 6, i32 4, i32 3}
!5 = !{!"branch_weights", i32 17, i32 13, i32 9}
; CHECK: !3 = !{!"branch_weights", i32 7, i32 3, i32 4, i32 6}
|
