File: reduce-instruction-flags.mir

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-22
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,799,624 kB
  • sloc: cpp: 6,428,607; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,889; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (54 lines) | stat: -rw-r--r-- 2,419 bytes parent folder | download | duplicates (13)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
# REQUIRES: amdgpu-registered-target
# RUN: llvm-reduce -abort-on-invalid-reduction -simplify-mir --delta-passes=instruction-flags -mtriple=amdgcn-amd-amdhsa --test FileCheck --test-arg --check-prefix=CHECK-INTERESTINGNESS --test-arg %s --test-arg --input-file %s -o %t 2> %t.log
# RUN: FileCheck --check-prefix=RESULT %s < %t

# CHECK-INTERESTINGNESS: V_ADD_F32
# CHECK-INTERESTINGNESS: nnan nofpexcept V_MUL_F32

# CHECK-INTERESTINGNESS-COUNT-11: V_MOV_B32


# RESULT: %{{[0-9]+}}:vgpr_32 = V_ADD_F32_e32 %{{[0-9]+}}, %{{[0-9]+}}, implicit $mode, implicit $exec
# RESULT: %{{[0-9]+}}:vgpr_32 = nnan nofpexcept V_MUL_F32_e32 0, %{{[0-9]+}}, implicit $mode, implicit $exec
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32
# RESULT: %{{[0-9]+}}:vgpr_32 = V_MOV_B32_e32

---
name: func
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1

    S_WAITCNT 0
    %0:vgpr_32 = COPY $vgpr0
    %1:vgpr_32 = COPY $vgpr1
    %2:vgpr_32 = nofpexcept V_ADD_F32_e32 %0, %1, implicit $mode, implicit $exec
    %3:vgpr_32 = nnan nofpexcept V_MUL_F32_e32 0, %2, implicit $mode, implicit $exec
    %4:vgpr_32 = nsz V_MUL_F32_e32 0, %3, implicit $mode, implicit $exec

    %5:vgpr_32 = nnan V_MOV_B32_e32 0, implicit $exec
    %6:vgpr_32 = ninf V_MOV_B32_e32 0, implicit $exec
    %7:vgpr_32 = nsz V_MOV_B32_e32 0, implicit $exec
    %8:vgpr_32 = arcp V_MOV_B32_e32 0, implicit $exec
    %9:vgpr_32 = contract V_MOV_B32_e32 0, implicit $exec
    %10:vgpr_32 = afn V_MOV_B32_e32 0, implicit $exec
    %11:vgpr_32 = reassoc V_MOV_B32_e32 0, implicit $exec
    %12:vgpr_32 = nuw V_MOV_B32_e32 0, implicit $exec
    %13:vgpr_32 = nsw V_MOV_B32_e32 0, implicit $exec
    %14:vgpr_32 = exact V_MOV_B32_e32 0, implicit $exec
    %15:vgpr_32 = nofpexcept V_MOV_B32_e32 0, implicit $exec
    S_NOP 0, implicit %3, implicit %4, implicit %5, implicit %6, implicit %7
    S_NOP 0, implicit %8, implicit %9, implicit %10, implicit %11, implicit %12
    S_ENDPGM 0, implicit %13, implicit %14, implicit %15
...