File: mve-vmov-lane.s

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-23
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 1,800,648 kB
  • sloc: cpp: 6,428,647; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,888; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (16 lines) | stat: -rw-r--r-- 915 bytes parent folder | download | duplicates (26) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 
// RUN: not llvm-mc -triple=thumbv8m.main   -mattr=+fp-armv8 -show-encoding < %s 2>%t | FileCheck %s --check-prefix=V80M
// RUN: FileCheck %s < %t --check-prefix=V80M-ERROR
// RUN:     llvm-mc -triple=thumbv8.1m.main -mattr=+fp-armv8 -show-encoding < %s 2>%t
// RUN:     llvm-mc -triple=thumbv8.1m.main -mattr=+mve      -show-encoding < %s 2>%t

// v8.1M added the Q register syntax for this instruction. The v8.1M spec does
// not list the D register syntax as valid, but we accept it as an extension to
// make porting code from v8.0M to v8.1M easier.

vmov.32 r0, d1[0]
// V80M: vmov.32 r0, d1[0]               @ encoding: [0x11,0xee,0x10,0x0b]
// V81M: vmov.32 r0, d1[0]               @ encoding: [0x11,0xee,0x10,0x0b]

vmov.32 r0, q0[2]
// V80M-ERROR: :[[@LINE-1]]:{{[0-9]+}}: error: instruction requires: armv8.1m.main with FP or MVE
// V81M: vmov.32 r0, q0[2]               @ encoding: [0x11,0xee,0x10,0x0b]