File: vorr-vbic-illegal-cases.s

package info (click to toggle)
llvm-toolchain-17 1%3A17.0.6-23
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 1,800,648 kB
  • sloc: cpp: 6,428,647; ansic: 1,383,196; asm: 793,408; python: 223,504; objc: 75,364; f90: 60,502; lisp: 33,869; pascal: 15,282; sh: 9,684; perl: 7,453; ml: 4,937; awk: 3,523; makefile: 2,888; javascript: 2,149; xml: 888; fortran: 619; cs: 573
file content (77 lines) | stat: -rw-r--r-- 3,281 bytes parent folder | download | duplicates (29)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
@ RUN: not llvm-mc -triple=armv7-linux-gnueabi %s 2>&1 | FileCheck %s
.text

        vorr.i32        d2, #0xffffffff
        vorr.i32        q2, #0xffffffff
        vorr.i32        d2, #0xabababab
        vorr.i32        q2, #0xabababab
        vorr.i16        q2, #0xabab
        vorr.i16        q2, #0xabab

@ CHECK: error: invalid instruction, any one of the following would fix this:
@ CHECK: operand must be a register in range [d0, d31]
@ CHECK: note: invalid operand for instruction
@ CHECK: vorr.i32        d2, #0xffffffff
@ CHECK: error: invalid instruction, any one of the following would fix this:
@ CHECK: note: operand must be a register in range [q0, q15]
@ CHECK: note: invalid operand for instruction
@ CHECK: vorr.i32        q2, #0xffffffff
@ CHECK: error: invalid instruction, any one of the following would fix this:
@ CHECK: operand must be a register in range [d0, d31]
@ CHECK: note: invalid operand for instruction
@ CHECK: vorr.i32        d2, #0xabababab
@ CHECK: error: invalid instruction, any one of the following would fix this:
@ CHECK: note: operand must be a register in range [q0, q15]
@ CHECK: note: invalid operand for instruction
@ CHECK: vorr.i32        q2, #0xabababab
@ CHECK: error: invalid instruction, any one of the following would fix this:
@ CHECK: note: operand must be a register in range [q0, q15]
@ CHECK: note: invalid operand for instruction
@ CHECK: vorr.i16        q2, #0xabab
@ CHECK: error: invalid instruction, any one of the following would fix this:
@ CHECK: note: operand must be a register in range [q0, q15]
@ CHECK: note: invalid operand for instruction
@ CHECK: vorr.i16        q2, #0xabab

        vbic.i32        d2, #0xffffffff
        vbic.i32        q2, #0xffffffff
        vbic.i32        d2, #0xabababab
        vbic.i32        q2, #0xabababab
        vbic.i16        d2, #0xabab
        vbic.i16        q2, #0xabab

@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i32        d2, #0xffffffff
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i32        q2, #0xffffffff
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i32        d2, #0xabababab
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i32        q2, #0xabababab
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i16        d2, #0xabab
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i16        q2, #0xabab

        vbic.i32        d2, #0x03ffffff
        vbic.i32        q2, #0x03ffff
        vbic.i32        d2, #0x03ff
        vbic.i32        d2, #0xff00ff
        vbic.i16        d2, #0x03ff
        vbic.i16        q2, #0xf0f0
        vbic.i16        q2, #0xf0f0f0

@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i32        d2, #0x03ffffff
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i32        q2, #0x03ffff
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i32        d2, #0x03ff
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i32        d2, #0xff00ff
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i16        d2, #0x03ff
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i16        q2, #0xf0f0
@ CHECK: error: invalid operand for instruction
@ CHECK: vbic.i16        q2, #0xf0f0f0