1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mattr=+sme-fa64 -force-streaming-compatible-sve < %s | FileCheck %s -check-prefix=FA64
; RUN: llc -mattr=+sve -force-streaming-compatible-sve < %s | FileCheck %s -check-prefix=NO-FA64
target triple = "aarch64-unknown-linux-gnu"
define half @fadda_v4f16(half %start, <4 x half> %a) {
; FA64-LABEL: fadda_v4f16:
; FA64: // %bb.0:
; FA64-NEXT: ptrue p0.h, vl4
; FA64-NEXT: // kill: def $h0 killed $h0 def $z0
; FA64-NEXT: // kill: def $d1 killed $d1 def $z1
; FA64-NEXT: fadda h0, p0, h0, z1.h
; FA64-NEXT: // kill: def $h0 killed $h0 killed $z0
; FA64-NEXT: ret
;
; NO-FA64-LABEL: fadda_v4f16:
; NO-FA64: // %bb.0:
; NO-FA64-NEXT: // kill: def $d1 killed $d1 def $z1
; NO-FA64-NEXT: fadd h0, h0, h1
; NO-FA64-NEXT: mov z2.h, z1.h[1]
; NO-FA64-NEXT: fadd h0, h0, h2
; NO-FA64-NEXT: mov z2.h, z1.h[2]
; NO-FA64-NEXT: mov z1.h, z1.h[3]
; NO-FA64-NEXT: fadd h0, h0, h2
; NO-FA64-NEXT: fadd h0, h0, h1
; NO-FA64-NEXT: ret
%res = call half @llvm.vector.reduce.fadd.v4f16(half %start, <4 x half> %a)
ret half %res
}
declare half @llvm.vector.reduce.fadd.v4f16(half, <4 x half>)
|
