1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
; RUN: llc -mtriple=thumb-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - | FileCheck %s
; These tests could be improved by 'movs r0, #0' being rematerialized below the
; test as 'mov.w r0, #0'.
define i32 @f1(i32 %a, i32 %b) {
%nb = sub i32 0, %b
%tmp = icmp ne i32 %a, %nb
%ret = select i1 %tmp, i32 42, i32 24
ret i32 %ret
}
; CHECK-LABEL: f1:
; CHECK: cmn {{.*}}, r1
define i32 @f2(i32 %a, i32 %b) {
%nb = sub i32 0, %b
%tmp = icmp ne i32 %nb, %a
%ret = select i1 %tmp, i32 42, i32 24
ret i32 %ret
}
; CHECK-LABEL: f2:
; CHECK: cmn {{.*}}, r1
define i32 @f3(i32 %a, i32 %b) {
%nb = sub i32 0, %b
%tmp = icmp eq i32 %a, %nb
%ret = select i1 %tmp, i32 42, i32 24
ret i32 %ret
}
; CHECK-LABEL: f3:
; CHECK: cmn {{.*}}, r1
define i32 @f4(i32 %a, i32 %b) {
%nb = sub i32 0, %b
%tmp = icmp eq i32 %nb, %a
%ret = select i1 %tmp, i32 42, i32 24
ret i32 %ret
}
; CHECK-LABEL: f4:
; CHECK: cmn {{.*}}, r1
define i32 @f5(i32 %a, i32 %b) {
%tmp = shl i32 %b, 5
%nb = sub i32 0, %tmp
%tmp1 = icmp eq i32 %nb, %a
%ret = select i1 %tmp1, i32 42, i32 24
ret i32 %ret
}
; CHECK-LABEL: f5:
; CHECK: cmn.w {{.*}}, r1, lsl #5
define i32 @f6(i32 %a, i32 %b) {
%tmp = lshr i32 %b, 6
%nb = sub i32 0, %tmp
%tmp1 = icmp ne i32 %nb, %a
%ret = select i1 %tmp1, i32 42, i32 24
ret i32 %ret
}
; CHECK-LABEL: f6:
; CHECK: cmn.w {{.*}}, r1, lsr #6
define i32 @f7(i32 %a, i32 %b) {
%tmp = ashr i32 %b, 7
%nb = sub i32 0, %tmp
%tmp1 = icmp eq i32 %a, %nb
%ret = select i1 %tmp1, i32 42, i32 24
ret i32 %ret
}
; CHECK-LABEL: f7:
; CHECK: cmn.w {{.*}}, r1, asr #7
define i32 @f8(i32 %a, i32 %b) {
%l8 = shl i32 %a, 24
%r8 = lshr i32 %a, 8
%tmp = or i32 %l8, %r8
%nb = sub i32 0, %tmp
%tmp1 = icmp ne i32 %a, %nb
%ret = select i1 %tmp1, i32 42, i32 24
ret i32 %ret
}
; CHECK-LABEL: f8:
; CHECK: cmn.w {{.*}}, {{.*}}, ror #8
define void @f9(i32 %a, i32 %b) nounwind optsize {
tail call void asm sideeffect "cmn.w r0, r1", ""() nounwind, !srcloc !0
ret void
}
!0 = !{i32 81}
; CHECK-LABEL: f9:
; CHECK: cmn.w r0, r1
|
