1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=thumbv7m-none-eabi -o - | FileCheck %s
; 0xff00ff00 = 4278255360
; 0x00ff00ff = 16711935
define i32 @rev16(i32 %a) {
; CHECK-LABEL: rev16:
; CHECK: @ %bb.0:
; CHECK-NEXT: rev16 r0, r0
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%mask_l8 = and i32 %l8, 4278255360
%mask_r8 = and i32 %r8, 16711935
%tmp = or i32 %mask_l8, %mask_r8
ret i32 %tmp
}
define i32 @not_rev16(i32 %a) {
; CHECK-LABEL: not_rev16:
; CHECK: @ %bb.0:
; CHECK-NEXT: mov.w r1, #65280
; CHECK-NEXT: and.w r1, r1, r0, lsr #8
; CHECK-NEXT: and r0, r0, #65280
; CHECK-NEXT: orr.w r0, r1, r0, lsl #8
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%mask_r8 = and i32 %r8, 4278255360
%mask_l8 = and i32 %l8, 16711935
%tmp = or i32 %mask_r8, %mask_l8
ret i32 %tmp
}
define i32 @extra_maskop_uses2(i32 %a) {
; CHECK-LABEL: extra_maskop_uses2:
; CHECK: @ %bb.0:
; CHECK-NEXT: mov.w r1, #-16711936
; CHECK-NEXT: mov.w r2, #16711935
; CHECK-NEXT: and.w r1, r1, r0, lsl #8
; CHECK-NEXT: and.w r0, r2, r0, lsr #8
; CHECK-NEXT: adds r2, r0, r1
; CHECK-NEXT: muls r0, r1, r0
; CHECK-NEXT: muls r0, r2, r0
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%mask_l8 = and i32 %l8, 4278255360
%mask_r8 = and i32 %r8, 16711935
%or = or i32 %mask_r8, %mask_l8
%mul = mul i32 %mask_r8, %mask_l8 ; another use of the mask ops
%r = mul i32 %mul, %or ; and use that result
ret i32 %r
}
define i32 @bswap_ror_commuted(i32 %a) {
; CHECK-LABEL: bswap_ror_commuted:
; CHECK: @ %bb.0:
; CHECK-NEXT: rev16 r0, r0
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%mask_l8 = and i32 %l8, 4278255360
%mask_r8 = and i32 %r8, 16711935
%tmp = or i32 %mask_r8, %mask_l8
ret i32 %tmp
}
define i32 @different_shift_amount(i32 %a) {
; CHECK-LABEL: different_shift_amount:
; CHECK: @ %bb.0:
; CHECK-NEXT: mov.w r1, #16711935
; CHECK-NEXT: movw r2, #65024
; CHECK-NEXT: and.w r1, r1, r0, lsr #8
; CHECK-NEXT: movt r2, #65280
; CHECK-NEXT: and.w r0, r2, r0, lsl #9
; CHECK-NEXT: add r0, r1
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 9
%r8 = lshr i32 %a, 8
%mask_l8 = and i32 %l8, 4278255360
%mask_r8 = and i32 %r8, 16711935
%tmp = or i32 %mask_l8, %mask_r8
ret i32 %tmp
}
define i32 @different_constant(i32 %a) {
; CHECK-LABEL: different_constant:
; CHECK: @ %bb.0:
; CHECK-NEXT: mov.w r1, #16711935
; CHECK-NEXT: and.w r0, r1, r0, lsr #8
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%mask_l8 = and i32 %l8, 42
%mask_r8 = and i32 %r8, 16711935
%tmp = or i32 %mask_l8, %mask_r8
ret i32 %tmp
}
define i32 @different_op(i32 %a) {
; CHECK-LABEL: different_op:
; CHECK: @ %bb.0:
; CHECK-NEXT: mov.w r1, #16711935
; CHECK-NEXT: movw r2, #256
; CHECK-NEXT: and.w r1, r1, r0, lsr #8
; CHECK-NEXT: movt r2, #255
; CHECK-NEXT: add.w r0, r2, r0, lsl #8
; CHECK-NEXT: orrs r0, r1
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%mask_l8 = sub i32 %l8, 4278255360
%mask_r8 = and i32 %r8, 16711935
%tmp = or i32 %mask_l8, %mask_r8
ret i32 %tmp
}
define i32 @different_vars(i32 %a, i32 %b) {
; CHECK-LABEL: different_vars:
; CHECK: @ %bb.0:
; CHECK-NEXT: mov.w r2, #16711935
; CHECK-NEXT: and.w r1, r2, r1, lsr #8
; CHECK-NEXT: mov.w r2, #-16711936
; CHECK-NEXT: and.w r0, r2, r0, lsl #8
; CHECK-NEXT: add r0, r1
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 8
%r8 = lshr i32 %b, 8
%mask_l8 = and i32 %l8, 4278255360
%mask_r8 = and i32 %r8, 16711935
%tmp = or i32 %mask_l8, %mask_r8
ret i32 %tmp
}
; FIXME: this rev16 pattern is not matching
; 0xff000000 = 4278190080
; 0x00ff0000 = 16711680
; 0x0000ff00 = 65280
; 0x000000ff = 255
define i32 @f2(i32 %a) {
; CHECK-LABEL: f2:
; CHECK: @ %bb.0:
; CHECK-NEXT: mov.w r1, #16711680
; CHECK-NEXT: and r2, r0, #16711680
; CHECK-NEXT: and.w r1, r1, r0, lsr #8
; CHECK-NEXT: orr.w r1, r1, r2, lsl #8
; CHECK-NEXT: ubfx r2, r0, #8, #8
; CHECK-NEXT: bfi r2, r0, #8, #8
; CHECK-NEXT: adds r0, r2, r1
; CHECK-NEXT: bx lr
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%masklo_l8 = and i32 %l8, 65280
%maskhi_l8 = and i32 %l8, 4278190080
%masklo_r8 = and i32 %r8, 255
%maskhi_r8 = and i32 %r8, 16711680
%tmp1 = or i32 %masklo_l8, %masklo_r8
%tmp2 = or i32 %maskhi_l8, %maskhi_r8
%tmp = or i32 %tmp1, %tmp2
ret i32 %tmp
}
|
