1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-unknown | FileCheck %s --check-prefix=X86
; RUN: llc < %s -mtriple=x86_64-unknown | FileCheck %s --check-prefix=X64
define i32 @mask_add_sext_i32_i64(ptr %base, i32 %i) {
; X86-LABEL: mask_add_sext_i32_i64:
; X86: # %bb.0:
; X86-NEXT: movsbl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx
; X86-NEXT: movl 12(%ecx,%eax,4), %eax
; X86-NEXT: retl
;
; X64-LABEL: mask_add_sext_i32_i64:
; X64: # %bb.0:
; X64-NEXT: sarl $24, %esi
; X64-NEXT: movslq %esi, %rax
; X64-NEXT: movl 12(%rdi,%rax,4), %eax
; X64-NEXT: retq
%mask = ashr i32 %i, 24
%offset = add i32 %mask, 3
%sext = sext i32 %offset to i64
%gep = getelementptr i32, ptr %base, i64 %sext
%ret = load i32, ptr %gep
ret i32 %ret
}
define i32 @mask_add_zext_i32_i64(ptr %base, i32 %i) {
; X86-LABEL: mask_add_zext_i32_i64:
; X86: # %bb.0:
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx
; X86-NEXT: andl $15, %ecx
; X86-NEXT: movl 12(%eax,%ecx,4), %eax
; X86-NEXT: retl
;
; X64-LABEL: mask_add_zext_i32_i64:
; X64: # %bb.0:
; X64-NEXT: # kill: def $esi killed $esi def $rsi
; X64-NEXT: andl $15, %esi
; X64-NEXT: movl 12(%rdi,%rsi,4), %eax
; X64-NEXT: retq
%mask = and i32 %i, 15
%offset = add i32 %mask, 3
%zext = zext i32 %offset to i64
%gep = getelementptr i32, ptr %base, i64 %zext
%ret = load i32, ptr %gep
ret i32 %ret
}
define i32 @mask_offset_scale_zext_i32_i64(ptr %base, i32 %i) {
; X86-LABEL: mask_offset_scale_zext_i32_i64:
; X86: # %bb.0:
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movzbl {{[0-9]+}}(%esp), %ecx
; X86-NEXT: shll $11, %ecx
; X86-NEXT: movl 48(%eax,%ecx), %eax
; X86-NEXT: retl
;
; X64-LABEL: mask_offset_scale_zext_i32_i64:
; X64: # %bb.0:
; X64-NEXT: # kill: def $esi killed $esi def $rsi
; X64-NEXT: andl $65280, %esi # imm = 0xFF00
; X64-NEXT: movl 48(%rdi,%rsi,8), %eax
; X64-NEXT: retq
%mask = and i32 %i, 65280
%offset = or i32 %mask, 6
%scale = shl i32 %offset, 1
%idxprom = zext i32 %scale to i64
%arrayidx = getelementptr inbounds i32, ptr %base, i64 %idxprom
%load = load i32, ptr %arrayidx, align 4
ret i32 %load
}
|
