1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
|
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -triple loongarch64 -target-feature +f -O2 -emit-llvm %s -o - | FileCheck %s
#include <larchintrin.h>
// CHECK-LABEL: @dbar(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.dbar(i32 0)
// CHECK-NEXT: tail call void @llvm.loongarch.dbar(i32 0)
// CHECK-NEXT: ret void
//
void dbar() {
__dbar(0);
__builtin_loongarch_dbar(0);
}
// CHECK-LABEL: @ibar(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.ibar(i32 0)
// CHECK-NEXT: tail call void @llvm.loongarch.ibar(i32 0)
// CHECK-NEXT: ret void
//
void ibar() {
__ibar(0);
__builtin_loongarch_ibar(0);
}
// CHECK-LABEL: @loongarch_break(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.break(i32 1)
// CHECK-NEXT: tail call void @llvm.loongarch.break(i32 1)
// CHECK-NEXT: ret void
//
void loongarch_break() {
__break(1);
__builtin_loongarch_break(1);
}
// CHECK-LABEL: @syscall(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.syscall(i32 1)
// CHECK-NEXT: tail call void @llvm.loongarch.syscall(i32 1)
// CHECK-NEXT: ret void
//
void syscall() {
__syscall(1);
__builtin_loongarch_syscall(1);
}
// CHECK-LABEL: @csrrd_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.csrrd.w(i32 1)
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.csrrd.w(i32 1)
// CHECK-NEXT: ret i32 0
//
unsigned int csrrd_w() {
unsigned int a = __csrrd_w(1);
unsigned int b = __builtin_loongarch_csrrd_w(1);
return 0;
}
// CHECK-LABEL: @csrwr_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.csrwr.w(i32 [[A:%.*]], i32 1)
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.csrwr.w(i32 [[A]], i32 1)
// CHECK-NEXT: ret i32 0
//
unsigned int csrwr_w(unsigned int a) {
unsigned int b = __csrwr_w(a, 1);
unsigned int c = __builtin_loongarch_csrwr_w(a, 1);
return 0;
}
// CHECK-LABEL: @csrxchg_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.csrxchg.w(i32 [[A:%.*]], i32 [[B:%.*]], i32 1)
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.csrxchg.w(i32 [[A]], i32 [[B]], i32 1)
// CHECK-NEXT: ret i32 0
//
unsigned int csrxchg_w(unsigned int a, unsigned int b) {
unsigned int c = __csrxchg_w(a, b, 1);
unsigned int d = __builtin_loongarch_csrxchg_w(a, b, 1);
return 0;
}
// CHECK-LABEL: @crc_w_b_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = shl i32 [[A:%.*]], 24
// CHECK-NEXT: [[CONV_I:%.*]] = ashr exact i32 [[TMP0]], 24
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crc.w.b.w(i32 [[CONV_I]], i32 [[B:%.*]])
// CHECK-NEXT: [[TMP2:%.*]] = tail call i32 @llvm.loongarch.crc.w.b.w(i32 [[A]], i32 [[B]])
// CHECK-NEXT: ret i32 0
//
int crc_w_b_w(int a, int b) {
int c = __crc_w_b_w(a, b);
int d = __builtin_loongarch_crc_w_b_w(a, b);
return 0;
}
// CHECK-LABEL: @crc_w_h_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = shl i32 [[A:%.*]], 16
// CHECK-NEXT: [[CONV_I:%.*]] = ashr exact i32 [[TMP0]], 16
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crc.w.h.w(i32 [[CONV_I]], i32 [[B:%.*]])
// CHECK-NEXT: [[TMP2:%.*]] = tail call i32 @llvm.loongarch.crc.w.h.w(i32 [[A]], i32 [[B]])
// CHECK-NEXT: ret i32 0
//
int crc_w_h_w(int a, int b) {
int c = __crc_w_h_w(a, b);
int d = __builtin_loongarch_crc_w_h_w(a, b);
return 0;
}
// CHECK-LABEL: @crc_w_w_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crc.w.w.w(i32 [[A:%.*]], i32 [[B:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crc.w.w.w(i32 [[A]], i32 [[B]])
// CHECK-NEXT: ret i32 0
//
int crc_w_w_w(int a, int b) {
int c = __crc_w_w_w(a, b);
int d = __builtin_loongarch_crc_w_w_w(a, b);
return 0;
}
// CHECK-LABEL: @cacop_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.cacop.d(i64 1, i64 [[A:%.*]], i64 1024)
// CHECK-NEXT: tail call void @llvm.loongarch.cacop.d(i64 1, i64 [[A]], i64 1024)
// CHECK-NEXT: ret void
//
void cacop_d(unsigned long int a) {
__cacop_d(1, a, 1024);
__builtin_loongarch_cacop_d(1, a, 1024);
}
// CHECK-LABEL: @crc_w_d_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crc.w.d.w(i64 [[A:%.*]], i32 [[B:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crc.w.d.w(i64 [[A]], i32 [[B]])
// CHECK-NEXT: ret i32 0
//
int crc_w_d_w(long int a, int b) {
int c = __crc_w_d_w(a, b);
int d = __builtin_loongarch_crc_w_d_w(a, b);
return 0;
}
// CHECK-LABEL: @crcc_w_b_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = shl i32 [[A:%.*]], 24
// CHECK-NEXT: [[CONV_I:%.*]] = ashr exact i32 [[TMP0]], 24
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crcc.w.b.w(i32 [[CONV_I]], i32 [[B:%.*]])
// CHECK-NEXT: [[TMP2:%.*]] = tail call i32 @llvm.loongarch.crcc.w.b.w(i32 [[A]], i32 [[B]])
// CHECK-NEXT: ret i32 0
//
int crcc_w_b_w(int a, int b) {
int c = __crcc_w_b_w(a, b);
int d = __builtin_loongarch_crcc_w_b_w(a, b);
return 0;
}
// CHECK-LABEL: @crcc_w_h_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = shl i32 [[A:%.*]], 16
// CHECK-NEXT: [[CONV_I:%.*]] = ashr exact i32 [[TMP0]], 16
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crcc.w.h.w(i32 [[CONV_I]], i32 [[B:%.*]])
// CHECK-NEXT: [[TMP2:%.*]] = tail call i32 @llvm.loongarch.crcc.w.h.w(i32 [[A]], i32 [[B]])
// CHECK-NEXT: ret i32 0
//
int crcc_w_h_w(int a, int b) {
int c = __crcc_w_h_w(a, b);
int d = __builtin_loongarch_crcc_w_h_w(a, b);
return 0;
}
// CHECK-LABEL: @crcc_w_w_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crcc.w.w.w(i32 [[A:%.*]], i32 [[B:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crcc.w.w.w(i32 [[A]], i32 [[B]])
// CHECK-NEXT: ret i32 0
//
int crcc_w_w_w(int a, int b) {
int c = __crcc_w_w_w(a, b);
int d = __builtin_loongarch_crcc_w_w_w(a, b);
return 0;
}
// CHECK-LABEL: @crcc_w_d_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crcc.w.d.w(i64 [[A:%.*]], i32 [[B:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crcc.w.d.w(i64 [[A]], i32 [[B]])
// CHECK-NEXT: ret i32 0
//
int crcc_w_d_w(long int a, int b) {
int c = __crcc_w_d_w(a, b);
int d = __builtin_loongarch_crcc_w_d_w(a, b);
return 0;
}
// CHECK-LABEL: @csrrd_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i64 @llvm.loongarch.csrrd.d(i32 1)
// CHECK-NEXT: [[TMP1:%.*]] = tail call i64 @llvm.loongarch.csrrd.d(i32 1)
// CHECK-NEXT: ret i64 0
//
unsigned long int csrrd_d() {
unsigned long int a = __csrrd_d(1);
unsigned long int b = __builtin_loongarch_csrrd_d(1);
return 0;
}
// CHECK-LABEL: @csrwr_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i64 @llvm.loongarch.csrwr.d(i64 [[A:%.*]], i32 1)
// CHECK-NEXT: [[TMP1:%.*]] = tail call i64 @llvm.loongarch.csrwr.d(i64 [[A]], i32 1)
// CHECK-NEXT: ret i64 0
//
unsigned long int csrwr_d(unsigned long int a) {
unsigned long int b = __csrwr_d(a, 1);
unsigned long int c = __builtin_loongarch_csrwr_d(a, 1);
return 0;
}
// CHECK-LABEL: @csrxchg_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i64 @llvm.loongarch.csrxchg.d(i64 [[A:%.*]], i64 [[B:%.*]], i32 1)
// CHECK-NEXT: [[TMP1:%.*]] = tail call i64 @llvm.loongarch.csrxchg.d(i64 [[A]], i64 [[B]], i32 1)
// CHECK-NEXT: ret i64 0
//
unsigned long int csrxchg_d(unsigned long int a, unsigned long int b) {
unsigned long int c = __csrxchg_d(a, b, 1);
unsigned long int d = __builtin_loongarch_csrxchg_d(a, b, 1);
return 0;
}
// CHECK-LABEL: @iocsrrd_b(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.b(i32 [[A:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.b(i32 [[A]])
// CHECK-NEXT: ret i8 0
//
unsigned char iocsrrd_b(unsigned int a) {
unsigned char b = __iocsrrd_b(a);
unsigned char c = __builtin_loongarch_iocsrrd_b(a);
return 0;
}
// CHECK-LABEL: @iocsrrd_h(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.h(i32 [[A:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.h(i32 [[A]])
// CHECK-NEXT: ret i16 0
//
unsigned short iocsrrd_h(unsigned int a) {
unsigned short b = __iocsrrd_h(a);
unsigned short c = __builtin_loongarch_iocsrrd_h(a);
return 0;
}
// CHECK-LABEL: @iocsrrd_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.w(i32 [[A:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.w(i32 [[A]])
// CHECK-NEXT: ret i32 0
//
unsigned int iocsrrd_w(unsigned int a) {
unsigned int b = __iocsrrd_w(a);
unsigned int c = __builtin_loongarch_iocsrrd_w(a);
return 0;
}
// CHECK-LABEL: @iocsrwr_b(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[CONV_I:%.*]] = zext i8 [[A:%.*]] to i32
// CHECK-NEXT: tail call void @llvm.loongarch.iocsrwr.b(i32 [[CONV_I]], i32 [[B:%.*]])
// CHECK-NEXT: tail call void @llvm.loongarch.iocsrwr.b(i32 [[CONV_I]], i32 [[B]])
// CHECK-NEXT: ret void
//
void iocsrwr_b(unsigned char a, unsigned int b) {
__iocsrwr_b(a, b);
__builtin_loongarch_iocsrwr_b(a, b);
}
// CHECK-LABEL: @iocsrwr_h(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[CONV_I:%.*]] = zext i16 [[A:%.*]] to i32
// CHECK-NEXT: tail call void @llvm.loongarch.iocsrwr.h(i32 [[CONV_I]], i32 [[B:%.*]])
// CHECK-NEXT: tail call void @llvm.loongarch.iocsrwr.h(i32 [[CONV_I]], i32 [[B]])
// CHECK-NEXT: ret void
//
void iocsrwr_h(unsigned short a, unsigned int b) {
__iocsrwr_h(a, b);
__builtin_loongarch_iocsrwr_h(a, b);
}
// CHECK-LABEL: @iocsrwr_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.iocsrwr.w(i32 [[A:%.*]], i32 [[B:%.*]])
// CHECK-NEXT: tail call void @llvm.loongarch.iocsrwr.w(i32 [[A]], i32 [[B]])
// CHECK-NEXT: ret void
//
void iocsrwr_w(unsigned int a, unsigned int b) {
__iocsrwr_w(a, b);
__builtin_loongarch_iocsrwr_w(a, b);
}
// CHECK-LABEL: @iocsrrd_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i64 @llvm.loongarch.iocsrrd.d(i32 [[A:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i64 @llvm.loongarch.iocsrrd.d(i32 [[A]])
// CHECK-NEXT: ret i64 0
//
unsigned long int iocsrrd_d(unsigned int a) {
unsigned long int b = __iocsrrd_d(a);
unsigned long int c = __builtin_loongarch_iocsrrd_d(a);
return 0;
}
// CHECK-LABEL: @iocsrwr_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.iocsrwr.d(i64 [[A:%.*]], i32 [[B:%.*]])
// CHECK-NEXT: tail call void @llvm.loongarch.iocsrwr.d(i64 [[A]], i32 [[B]])
// CHECK-NEXT: ret void
//
void iocsrwr_d(unsigned long int a, unsigned int b) {
__iocsrwr_d(a, b);
__builtin_loongarch_iocsrwr_d(a, b);
}
// CHECK-LABEL: @asrtle_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.asrtle.d(i64 [[A:%.*]], i64 [[B:%.*]])
// CHECK-NEXT: tail call void @llvm.loongarch.asrtle.d(i64 [[A]], i64 [[B]])
// CHECK-NEXT: ret void
//
void asrtle_d(long int a, long int b) {
__asrtle_d(a, b);
__builtin_loongarch_asrtle_d(a, b);
}
// CHECK-LABEL: @asrtgt_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.asrtgt.d(i64 [[A:%.*]], i64 [[B:%.*]])
// CHECK-NEXT: tail call void @llvm.loongarch.asrtgt.d(i64 [[A]], i64 [[B]])
// CHECK-NEXT: ret void
//
void asrtgt_d(long int a, long int b) {
__asrtgt_d(a, b);
__builtin_loongarch_asrtgt_d(a, b);
}
// CHECK-LABEL: @lddir_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i64 @llvm.loongarch.lddir.d(i64 [[A:%.*]], i64 1)
// CHECK-NEXT: [[TMP1:%.*]] = tail call i64 @llvm.loongarch.lddir.d(i64 [[A]], i64 1)
// CHECK-NEXT: ret i64 0
//
long int lddir_d(long int a) {
long int b = __lddir_d(a, 1);
long int c = __builtin_loongarch_lddir_d(a, 1);
return 0;
}
// CHECK-LABEL: @ldpte_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.ldpte.d(i64 [[A:%.*]], i64 1)
// CHECK-NEXT: tail call void @llvm.loongarch.ldpte.d(i64 [[A]], i64 1)
// CHECK-NEXT: ret void
//
void ldpte_d(long int a) {
__ldpte_d(a, 1);
__builtin_loongarch_ldpte_d(a, 1);
}
// CHECK-LABEL: @cpucfg(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.cpucfg(i32 [[A:%.*]])
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.cpucfg(i32 [[A]])
// CHECK-NEXT: ret i32 0
//
unsigned int cpucfg(unsigned int a) {
unsigned int b = __cpucfg(a);
unsigned int c = __builtin_loongarch_cpucfg(a);
return 0;
}
// CHECK-LABEL: @rdtime_d(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call { i64, i64 } asm sideeffect "rdtime.d $0, $1\0A\09", "=&r,=&r"() #[[ATTR1:[0-9]+]], !srcloc [[META2:![0-9]+]]
// CHECK-NEXT: ret void
//
void rdtime_d() {
__rdtime_d();
}
// CHECK-LABEL: @rdtime(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call { i32, i32 } asm sideeffect "rdtimeh.w $0, $1\0A\09", "=&r,=&r"() #[[ATTR1]], !srcloc [[META3:![0-9]+]]
// CHECK-NEXT: [[TMP1:%.*]] = tail call { i32, i32 } asm sideeffect "rdtimel.w $0, $1\0A\09", "=&r,=&r"() #[[ATTR1]], !srcloc [[META4:![0-9]+]]
// CHECK-NEXT: ret void
//
void rdtime() {
__rdtimeh_w();
__rdtimel_w();
}
// CHECK-LABEL: @loongarch_movfcsr2gr(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.movfcsr2gr(i32 1)
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.movfcsr2gr(i32 1)
// CHECK-NEXT: ret i32 0
//
int loongarch_movfcsr2gr() {
int a = __movfcsr2gr(1);
int b = __builtin_loongarch_movfcsr2gr(1);
return 0;
}
// CHECK-LABEL: @loongarch_movgr2fcsr(
// CHECK-NEXT: entry:
// CHECK-NEXT: tail call void @llvm.loongarch.movgr2fcsr(i32 1, i32 [[A:%.*]])
// CHECK-NEXT: tail call void @llvm.loongarch.movgr2fcsr(i32 1, i32 [[A]])
// CHECK-NEXT: ret void
//
void loongarch_movgr2fcsr(int a) {
__movgr2fcsr(1, a);
__builtin_loongarch_movgr2fcsr(1, a);
}
// CHECK-LABEL: @iocsrrd_h_result(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.h(i32 [[A:%.*]])
// CHECK-NEXT: [[CONV_I:%.*]] = trunc i32 [[TMP0]] to i16
// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.h(i32 [[A]])
// CHECK-NEXT: [[TMP2:%.*]] = trunc i32 [[TMP1]] to i16
// CHECK-NEXT: [[CONV3:%.*]] = add i16 [[TMP2]], [[CONV_I]]
// CHECK-NEXT: ret i16 [[CONV3]]
//
unsigned short iocsrrd_h_result(unsigned int a) {
unsigned short b = __iocsrrd_h(a);
unsigned short c = __builtin_loongarch_iocsrrd_h(a);
return b+c;
}
|
