1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
|
//===-- DSDIRInstructions.td - LDS/VDS Direct Instruction Definitions -----===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// LDSDIR/VDSDIR encoding (LDSDIR is gfx11, VDSDIR is gfx12+)
//===----------------------------------------------------------------------===//
class LDSDIRe<bits<2> op, bit is_direct> : Enc32 {
// encoding fields
bits<2> attrchan;
bits<6> attr;
bits<4> waitvdst;
bits<8> vdst;
// encoding
let Inst{31-24} = 0xce; // encoding
let Inst{23-22} = 0x0; // reserved
let Inst{21-20} = op;
let Inst{19-16} = waitvdst;
let Inst{15-10} = !if(is_direct, ?, attr);
let Inst{9-8} = !if(is_direct, ?, attrchan);
let Inst{7-0} = vdst;
}
class VDSDIRe<bits<2> op, bit is_direct> : Enc32 {
// encoding fields
bits<2> attrchan;
bits<6> attr;
bits<4> waitvdst;
bits<8> vdst;
bits<1> waitvsrc;
// encoding
let Inst{31-24} = 0xce; // encoding
let Inst{23} = waitvsrc;
let Inst{22} = 0x0; // reserved
let Inst{21-20} = op;
let Inst{19-16} = waitvdst;
let Inst{15-10} = !if(is_direct, ?, attr);
let Inst{9-8} = !if(is_direct, ?, attrchan);
let Inst{7-0} = vdst;
}
//===----------------------------------------------------------------------===//
// LDSDIR/VDSDIR Classes
//===----------------------------------------------------------------------===//
class LDSDIR_getIns<bit direct> {
dag ret = !if(direct,
(ins WaitVDST:$waitvdst),
(ins InterpAttr:$attr, InterpAttrChan:$attrchan, WaitVDST:$waitvdst)
);
}
class VDSDIR_getIns<bit direct> {
dag ret = !if(direct,
(ins WaitVAVDst:$waitvdst, WaitVMVSrc:$waitvsrc),
(ins InterpAttr:$attr, InterpAttrChan:$attrchan, WaitVAVDst:$waitvdst,
WaitVMVSrc:$waitvsrc)
);
}
class DSDIR_Common<string opName, string asm = "", dag ins, bit direct> :
InstSI<(outs VGPR_32:$vdst), ins, asm> {
let LDSDIR = 1;
let EXP_CNT = 1;
let hasSideEffects = 0;
let mayLoad = 1;
let mayStore = 0;
let maybeAtomic = 0;
string Mnemonic = opName;
let UseNamedOperandTable = 1;
let Uses = [M0, EXEC];
let DisableWQM = 0;
let SchedRW = [WriteLDS];
bit is_direct;
let is_direct = direct;
}
class DSDIR_Pseudo<string opName, dag ins, bit direct> :
DSDIR_Common<opName, "", ins, direct>,
SIMCInstr<opName, SIEncodingFamily.NONE> {
let isPseudo = 1;
let isCodeGenOnly = 1;
}
class LDSDIR_getAsm<bit direct> {
string ret = !if(direct,
" $vdst$waitvdst",
" $vdst, $attr$attrchan$waitvdst"
);
}
class VDSDIR_getAsm<bit direct> {
string ret = !if(direct,
" $vdst$waitvdst$waitvsrc",
" $vdst, $attr$attrchan$waitvdst$waitvsrc"
);
}
class DSDIR_Real<DSDIR_Pseudo lds, dag ins, string asm, int subtarget> :
DSDIR_Common<lds.Mnemonic,
lds.Mnemonic # asm,
ins,
lds.is_direct>,
SIMCInstr <lds.PseudoInstr, subtarget> {
let isPseudo = 0;
let isCodeGenOnly = 0;
// copy SubtargetPredicate from pseudo.
let SubtargetPredicate = lds.SubtargetPredicate;
}
//===----------------------------------------------------------------------===//
// LDS/VDS Direct Instructions
//===----------------------------------------------------------------------===//
let SubtargetPredicate = isGFX11Only in {
def LDS_DIRECT_LOAD : DSDIR_Pseudo<"lds_direct_load", LDSDIR_getIns<1>.ret, 1>;
def LDS_PARAM_LOAD : DSDIR_Pseudo<"lds_param_load", LDSDIR_getIns<0>.ret, 0>;
def : GCNPat <
(f32 (int_amdgcn_lds_direct_load M0)),
(LDS_DIRECT_LOAD 0)
>;
def : GCNPat <
(f32 (int_amdgcn_lds_param_load timm:$attrchan, timm:$attr, M0)),
(LDS_PARAM_LOAD timm:$attr, timm:$attrchan, 0)
>;
} // End SubtargetPredicate = isGFX11Only
let SubtargetPredicate = isGFX12Plus in {
def DS_DIRECT_LOAD : DSDIR_Pseudo<"ds_direct_load", VDSDIR_getIns<1>.ret, 1>;
def DS_PARAM_LOAD : DSDIR_Pseudo<"ds_param_load", VDSDIR_getIns<0>.ret, 0>;
def : GCNPat <
(f32 (int_amdgcn_lds_direct_load M0)),
(DS_DIRECT_LOAD 0, 1)
>;
def : GCNPat <
(f32 (int_amdgcn_lds_param_load timm:$attrchan, timm:$attr, M0)),
(DS_PARAM_LOAD timm:$attr, timm:$attrchan, 0, 1)
>;
} // End SubtargetPredicate = isGFX12Only
//===----------------------------------------------------------------------===//
// GFX11
//===----------------------------------------------------------------------===//
multiclass DSDIR_Real_gfx11<bits<2> op> {
defvar lds = !cast<DSDIR_Pseudo>(NAME);
def _gfx11 : DSDIR_Real<lds, lds.InOperandList,
LDSDIR_getAsm<lds.is_direct>.ret,
SIEncodingFamily.GFX11>,
LDSDIRe<op, lds.is_direct> {
let AssemblerPredicate = isGFX11Only;
let DecoderNamespace = "GFX11";
}
}
defm LDS_PARAM_LOAD : DSDIR_Real_gfx11<0x0>;
defm LDS_DIRECT_LOAD : DSDIR_Real_gfx11<0x1>;
//===----------------------------------------------------------------------===//
// GFX12+
//===----------------------------------------------------------------------===//
multiclass DSDIR_Real_gfx12<bits<2> op> {
defvar lds = !cast<DSDIR_Pseudo>(NAME);
def _gfx12 : DSDIR_Real<lds, lds.InOperandList,
VDSDIR_getAsm<lds.is_direct>.ret,
SIEncodingFamily.GFX12>,
VDSDIRe<op, lds.is_direct> {
let AssemblerPredicate = isGFX12Plus;
let DecoderNamespace = "GFX12";
}
}
defm DS_PARAM_LOAD : DSDIR_Real_gfx12<0x0>;
defm DS_DIRECT_LOAD : DSDIR_Real_gfx12<0x1>;
|
