1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
|
; RUN: llc -mtriple=arm64ec-pc-windows-msvc < %s | FileCheck %s
; RUN: llc -mtriple=arm64ec-pc-windows-msvc -filetype=obj -o %t.o < %s
; RUN: llvm-objdump -t %t.o | FileCheck --check-prefix=SYM %s
define dso_local ptr @func() hybrid_patchable nounwind {
; SYM: [ 8](sec 4)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 #func$hp_target
; CHECK-LABEL: .def "#func$hp_target";
; CHECK: .section .text,"xr",discard,"#func$hp_target"
; CHECK-NEXT: .globl "#func$hp_target" // -- Begin function #func$hp_target
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: "#func$hp_target": // @"#func$hp_target"
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: adrp x0, func
; CHECK-NEXT: add x0, x0, :lo12:func
; CHECK-NEXT: ret
ret ptr @func
}
define void @has_varargs(...) hybrid_patchable nounwind {
; SYM: [11](sec 5)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 #has_varargs$hp_target
; CHECK-LABEL: .def "#has_varargs$hp_target";
; CHECK: .section .text,"xr",discard,"#has_varargs$hp_target"
; CHECK-NEXT: .globl "#has_varargs$hp_target" // -- Begin function #has_varargs$hp_target
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: "#has_varargs$hp_target": // @"#has_varargs$hp_target"
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: sub sp, sp, #32
; CHECK-NEXT: stp x0, x1, [x4, #-32]
; CHECK-NEXT: stp x2, x3, [x4, #-16]
; CHECK-NEXT: add sp, sp, #32
; CHECK-NEXT: ret
ret void
}
define void @has_sret(ptr sret([100 x i8])) hybrid_patchable nounwind {
; SYM: [14](sec 6)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 #has_sret$hp_target
; CHECK-LABEL: .def "#has_sret$hp_target";
; CHECK: .section .text,"xr",discard,"#has_sret$hp_target"
; CHECK-NEXT: .globl "#has_sret$hp_target" // -- Begin function #has_sret$hp_target
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: "#has_sret$hp_target": // @"#has_sret$hp_target"
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ret
ret void
}
define dllexport void @exp() hybrid_patchable nounwind {
; CHECK-LABEL: .def "#exp$hp_target";
; CHECK: .section .text,"xr",discard,"#exp$hp_target"
; CHECK-NEXT: .globl "#exp$hp_target" // -- Begin function #exp$hp_target
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: "#exp$hp_target": // @"#exp$hp_target"
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ret
ret void
}
; hybrid_patchable attribute is ignored on internal functions
define internal i32 @static_func() hybrid_patchable nounwind {
; CHECK-LABEL: .def static_func;
; CHECK: static_func: // @static_func
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: mov w0, #2 // =0x2
; CHECK-NEXT: ret
ret i32 2
}
define dso_local void @caller() nounwind {
; CHECK-LABEL: .def "#caller";
; CHECK: .section .text,"xr",discard,"#caller"
; CHECK-NEXT: .globl "#caller" // -- Begin function #caller
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: "#caller": // @"#caller"
; CHECK-NEXT: .weak_anti_dep caller
; CHECK-NEXT: .set caller, "#caller"{{$}}
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: str x30, [sp, #-16]! // 8-byte Folded Spill
; CHECK-NEXT: bl "#func"
; CHECK-NEXT: bl static_func
; CHECK-NEXT: adrp x8, __os_arm64x_check_icall
; CHECK-NEXT: adrp x11, func
; CHECK-NEXT: add x11, x11, :lo12:func
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
; CHECK-NEXT: adrp x10, ($iexit_thunk$cdecl$v$v)
; CHECK-NEXT: add x10, x10, :lo12:($iexit_thunk$cdecl$v$v)
; CHECK-NEXT: str x11, [sp, #8]
; CHECK-NEXT: blr x8
; CHECK-NEXT: blr x11
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
; CHECK-NEXT: ret
%1 = call i32 @func()
%2 = call i32 @static_func()
%3 = alloca ptr, align 8
store ptr @func, ptr %3, align 8
%4 = load ptr, ptr %3, align 8
call void %4()
ret void
}
; CHECK-LABEL: def "#func$hybpatch_thunk";
; CHECK: .section .wowthk$aa,"xr",discard,"#func$hybpatch_thunk"
; CHECK-NEXT: .globl "#func$hybpatch_thunk" // -- Begin function #func$hybpatch_thunk
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: "#func$hybpatch_thunk": // @"#func$hybpatch_thunk"
; CHECK-NEXT: .seh_proc "#func$hybpatch_thunk"
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: str x30, [sp, #-16]! // 8-byte Folded Spill
; CHECK-NEXT: .seh_save_reg_x x30, 16
; CHECK-NEXT: .seh_endprologue
; CHECK-NEXT: adrp x8, __os_arm64x_dispatch_call
; CHECK-NEXT: adrp x11, func
; CHECK-NEXT: add x11, x11, :lo12:func
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_dispatch_call]
; CHECK-NEXT: adrp x10, ($iexit_thunk$cdecl$i8$v)
; CHECK-NEXT: add x10, x10, :lo12:($iexit_thunk$cdecl$i8$v)
; CHECK-NEXT: adrp x9, "#func$hp_target"
; CHECK-NEXT: add x9, x9, :lo12:"#func$hp_target"
; CHECK-NEXT: blr x8
; CHECK-NEXT: .seh_startepilogue
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
; CHECK-NEXT: .seh_save_reg_x x30, 16
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: br x11
; CHECK-NEXT: .seh_endfunclet
; CHECK-NEXT: .seh_endproc
; CHECK-LABEL: .def "#has_varargs$hybpatch_thunk";
; CHECK: .section .wowthk$aa,"xr",discard,"#has_varargs$hybpatch_thunk"
; CHECK-NEXT: .globl "#has_varargs$hybpatch_thunk" // -- Begin function #has_varargs$hybpatch_thunk
; CHECK-NEXT: .p2align 2
; CHECK-NEXT:"#has_varargs$hybpatch_thunk": // @"#has_varargs$hybpatch_thunk"
; CHECK-NEXT:.seh_proc "#has_varargs$hybpatch_thunk"
; CHECK-NEXT:// %bb.0:
; CHECK-NEXT: str x30, [sp, #-16]! // 8-byte Folded Spill
; CHECK-NEXT: .seh_save_reg_x x30, 16
; CHECK-NEXT: .seh_endprologue
; CHECK-NEXT: adrp x8, __os_arm64x_dispatch_call
; CHECK-NEXT: adrp x11, has_varargs
; CHECK-NEXT: add x11, x11, :lo12:has_varargs
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_dispatch_call]
; CHECK-NEXT: adrp x10, ($iexit_thunk$cdecl$v$varargs)
; CHECK-NEXT: add x10, x10, :lo12:($iexit_thunk$cdecl$v$varargs)
; CHECK-NEXT: adrp x9, "#has_varargs$hp_target"
; CHECK-NEXT: add x9, x9, :lo12:"#has_varargs$hp_target"
; CHECK-NEXT: blr x8
; CHECK-NEXT: .seh_startepilogue
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
; CHECK-NEXT: .seh_save_reg_x x30, 16
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: br x11
; CHECK-NEXT: .seh_endfunclet
; CHECK-NEXT: .seh_endproc
; CHECK-LABEL: .def "#has_sret$hybpatch_thunk";
; CHECK: .section .wowthk$aa,"xr",discard,"#has_sret$hybpatch_thunk"
; CHECK-NEXT: .globl "#has_sret$hybpatch_thunk" // -- Begin function #has_sret$hybpatch_thunk
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: "#has_sret$hybpatch_thunk": // @"#has_sret$hybpatch_thunk"
; CHECK-NEXT: .seh_proc "#has_sret$hybpatch_thunk"
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: str x30, [sp, #-16]! // 8-byte Folded Spill
; CHECK-NEXT: .seh_save_reg_x x30, 16
; CHECK-NEXT: .seh_endprologue
; CHECK-NEXT: adrp x9, __os_arm64x_dispatch_call
; CHECK-NEXT: adrp x11, has_sret
; CHECK-NEXT: add x11, x11, :lo12:has_sret
; CHECK-NEXT: ldr x12, [x9, :lo12:__os_arm64x_dispatch_call]
; CHECK-NEXT: adrp x10, ($iexit_thunk$cdecl$m100$v)
; CHECK-NEXT: add x10, x10, :lo12:($iexit_thunk$cdecl$m100$v)
; CHECK-NEXT: adrp x9, "#has_sret$hp_target"
; CHECK-NEXT: add x9, x9, :lo12:"#has_sret$hp_target"
; CHECK-NEXT: blr x12
; CHECK-NEXT: .seh_startepilogue
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
; CHECK-NEXT: .seh_save_reg_x x30, 16
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: br x11
; CHECK-NEXT: .seh_endfunclet
; CHECK-NEXT: .seh_endproc
; CHECK-LABEL: .def "#exp$hybpatch_thunk";
; CHECK: .section .wowthk$aa,"xr",discard,"#exp$hybpatch_thunk"
; CHECK-NEXT: .globl "#exp$hybpatch_thunk" // -- Begin function #exp$hybpatch_thunk
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: "#exp$hybpatch_thunk": // @"#exp$hybpatch_thunk"
; CHECK-NEXT: .seh_proc "#exp$hybpatch_thunk"
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: str x30, [sp, #-16]! // 8-byte Folded Spill
; CHECK-NEXT: .seh_save_reg_x x30, 16
; CHECK-NEXT: .seh_endprologue
; CHECK-NEXT: adrp x8, __os_arm64x_dispatch_call
; CHECK-NEXT: adrp x11, exp
; CHECK-NEXT: add x11, x11, :lo12:exp
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_dispatch_call]
; CHECK-NEXT: adrp x10, ($iexit_thunk$cdecl$v$v)
; CHECK-NEXT: add x10, x10, :lo12:($iexit_thunk$cdecl$v$v)
; CHECK-NEXT: adrp x9, "#exp$hp_target"
; CHECK-NEXT: add x9, x9, :lo12:"#exp$hp_target"
; CHECK-NEXT: blr x8
; CHECK-NEXT: .seh_startepilogue
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
; CHECK-NEXT: .seh_save_reg_x x30, 16
; CHECK-NEXT: .seh_endepilogue
; CHECK-NEXT: br x11
; CHECK-NEXT: .seh_endfunclet
; CHECK-NEXT: .seh_endproc
; Verify the hybrid bitmap
; CHECK-LABEL: .section .hybmp$x,"yi"
; CHECK-NEXT: .symidx "#func$hp_target"
; CHECK-NEXT: .symidx $ientry_thunk$cdecl$i8$v
; CHECK-NEXT: .word 1
; CHECK-NEXT: .symidx "#has_varargs$hp_target"
; CHECK-NEXT: .symidx $ientry_thunk$cdecl$v$varargs
; CHECK-NEXT: .word 1
; CHECK-NEXT: .symidx "#has_sret$hp_target"
; CHECK-NEXT: .symidx $ientry_thunk$cdecl$m100$v
; CHECK-NEXT: .word 1
; CHECK-NEXT: .symidx "#exp$hp_target"
; CHECK-NEXT: .symidx $ientry_thunk$cdecl$v$v
; CHECK-NEXT: .word 1
; CHECK-NEXT: .symidx "#caller"
; CHECK-NEXT: .symidx $ientry_thunk$cdecl$v$v
; CHECK-NEXT: .word 1
; CHECK-NEXT: .symidx func
; CHECK-NEXT: .symidx $iexit_thunk$cdecl$i8$v
; CHECK-NEXT: .word 4
; CHECK-NEXT: .symidx "#func$hybpatch_thunk"
; CHECK-NEXT: .symidx func
; CHECK-NEXT: .word 0
; CHECK-NEXT: .symidx "#has_varargs$hybpatch_thunk"
; CHECK-NEXT: .symidx has_varargs
; CHECK-NEXT: .word 0
; CHECK-NEXT: .symidx "#has_sret$hybpatch_thunk"
; CHECK-NEXT: .symidx has_sret
; CHECK-NEXT: .word 0
; CHECK-NEXT: .symidx "#exp$hybpatch_thunk"
; CHECK-NEXT: .symidx exp
; CHECK-NEXT: .word 0
; CHECK-NEXT: .section .drectve,"yni"
; CHECK-NEXT: .ascii " /EXPORT:exp"
; CHECK-NEXT: .def "EXP+#func";
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .def func;
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .weak func
; CHECK-NEXT: .set func, "EXP+#func"{{$}}
; CHECK-NEXT: .weak "#func"
; CHECK-NEXT: .def "#func";
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .set "#func", "#func$hybpatch_thunk"{{$}}
; CHECK-NEXT: .def "EXP+#has_varargs";
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .def has_varargs;
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .weak has_varargs
; CHECK-NEXT: .set has_varargs, "EXP+#has_varargs"
; CHECK-NEXT: .weak "#has_varargs"
; CHECK-NEXT: .def "#has_varargs";
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .set "#has_varargs", "#has_varargs$hybpatch_thunk"
; CHECK-NEXT: .def "EXP+#has_sret";
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .def has_sret;
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .weak has_sret
; CHECK-NEXT: .set has_sret, "EXP+#has_sret"
; CHECK-NEXT: .weak "#has_sret"
; CHECK-NEXT: .def "#has_sret";
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .set "#has_sret", "#has_sret$hybpatch_thunk"
; CHECK-NEXT: .def "EXP+#exp";
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .def exp;
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .weak exp
; CHECK-NEXT: .set exp, "EXP+#exp"
; CHECK-NEXT: .weak "#exp"
; CHECK-NEXT: .def "#exp";
; CHECK-NEXT: .scl 2;
; CHECK-NEXT: .type 32;
; CHECK-NEXT: .endef
; CHECK-NEXT: .set "#exp", "#exp$hybpatch_thunk"
; SYM: [53](sec 15)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 #func$hybpatch_thunk
; SYM: [58](sec 16)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 #has_varargs$hybpatch_thunk
; SYM: [68](sec 18)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 #has_sret$hybpatch_thunk
; SYM: [78](sec 20)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 #exp$hybpatch_thunk
; SYM: [110](sec 0)(fl 0x00)(ty 0)(scl 69) (nx 1) 0x00000000 func
; SYM-NEXT: AUX indx 112 srch 3
; SYM-NEXT: [112](sec 0)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 EXP+#func
; SYM: [116](sec 0)(fl 0x00)(ty 0)(scl 69) (nx 1) 0x00000000 #func
; SYM-NEXT: AUX indx 53 srch 3
; SYM: [122](sec 0)(fl 0x00)(ty 0)(scl 69) (nx 1) 0x00000000 has_varargs
; SYM-NEXT: AUX indx 124 srch 3
; SYM-NEXT: [124](sec 0)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 EXP+#has_varargs
; SYM-NEXT: [125](sec 0)(fl 0x00)(ty 0)(scl 69) (nx 1) 0x00000000 has_sret
; SYM-NEXT: AUX indx 127 srch 3
; SYM-NEXT: [127](sec 0)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 EXP+#has_sret
; SYM-NEXT: [128](sec 0)(fl 0x00)(ty 0)(scl 69) (nx 1) 0x00000000 exp
; SYM-NEXT: AUX indx 130 srch 3
; SYM-NEXT: [130](sec 0)(fl 0x00)(ty 20)(scl 2) (nx 0) 0x00000000 EXP+#exp
; SYM-NEXT: [131](sec 0)(fl 0x00)(ty 0)(scl 69) (nx 1) 0x00000000 #has_varargs
; SYM-NEXT: AUX indx 58 srch 3
; SYM-NEXT: [133](sec 0)(fl 0x00)(ty 0)(scl 69) (nx 1) 0x00000000 #has_sret
; SYM-NEXT: AUX indx 68 srch 3
; SYM-NEXT: [135](sec 0)(fl 0x00)(ty 0)(scl 69) (nx 1) 0x00000000 #exp
; SYM-NEXT: AUX indx 78 srch 3
|
