1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -o - %s -mtriple=aarch64-linux-gnu | FileCheck %s
; RUN: llc -verify-machineinstrs -o - %s -mtriple=aarch64-linux-gnu -mattr=+cssc | FileCheck %s -check-prefix=CHECK-CSSC
define i4 @cttz4(i4 %x) {
; CHECK-LABEL: cttz4:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, #0x10
; CHECK-NEXT: rbit w8, w8
; CHECK-NEXT: clz w0, w8
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz4:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: orr w8, w0, #0x10
; CHECK-CSSC-NEXT: ctz w0, w8
; CHECK-CSSC-NEXT: ret
%ctz = tail call i4 @llvm.cttz.i4(i4 %x)
ret i4 %ctz
}
define i8 @cttz8(i8 %x) {
; CHECK-LABEL: cttz8:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, #0x100
; CHECK-NEXT: rbit w8, w8
; CHECK-NEXT: clz w0, w8
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz8:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: orr w8, w0, #0x100
; CHECK-CSSC-NEXT: ctz w0, w8
; CHECK-CSSC-NEXT: ret
%ctz = tail call i8 @llvm.cttz.i8(i8 %x)
ret i8 %ctz
}
define i16 @cttz16(i16 %x) {
; CHECK-LABEL: cttz16:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, #0x10000
; CHECK-NEXT: rbit w8, w8
; CHECK-NEXT: clz w0, w8
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz16:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: orr w8, w0, #0x10000
; CHECK-CSSC-NEXT: ctz w0, w8
; CHECK-CSSC-NEXT: ret
%ctz = tail call i16 @llvm.cttz.i16(i16 %x)
ret i16 %ctz
}
define i17 @cttz17(i17 %x) {
; CHECK-LABEL: cttz17:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, #0x20000
; CHECK-NEXT: rbit w8, w8
; CHECK-NEXT: clz w0, w8
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz17:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: orr w8, w0, #0x20000
; CHECK-CSSC-NEXT: ctz w0, w8
; CHECK-CSSC-NEXT: ret
%ctz = tail call i17 @llvm.cttz.i17(i17 %x)
ret i17 %ctz
}
define i32 @cttz32(i32 %x) nounwind readnone {
; CHECK-LABEL: cttz32:
; CHECK: // %bb.0:
; CHECK-NEXT: rbit w8, w0
; CHECK-NEXT: clz w0, w8
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz32:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: ctz w0, w0
; CHECK-CSSC-NEXT: ret
%ctz = tail call i32 @llvm.cttz.i32(i32 %x)
ret i32 %ctz
}
define i64 @cttz64(i64 %x) nounwind readnone {
; CHECK-LABEL: cttz64:
; CHECK: // %bb.0:
; CHECK-NEXT: rbit x8, x0
; CHECK-NEXT: clz x0, x8
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz64:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: ctz x0, x0
; CHECK-CSSC-NEXT: ret
%ctz = tail call i64 @llvm.cttz.i64(i64 %x)
ret i64 %ctz
}
define i128 @cttz128(i128 %x) nounwind readnone {
; CHECK-LABEL: cttz128:
; CHECK: // %bb.0:
; CHECK-NEXT: rbit x8, x1
; CHECK-NEXT: rbit x9, x0
; CHECK-NEXT: cmp x0, #0
; CHECK-NEXT: mov x1, xzr
; CHECK-NEXT: clz x8, x8
; CHECK-NEXT: clz x9, x9
; CHECK-NEXT: add x8, x8, #64
; CHECK-NEXT: csel x0, x9, x8, ne
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz128:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: ctz x8, x1
; CHECK-CSSC-NEXT: ctz x9, x0
; CHECK-CSSC-NEXT: cmp x0, #0
; CHECK-CSSC-NEXT: add x8, x8, #64
; CHECK-CSSC-NEXT: mov x1, xzr
; CHECK-CSSC-NEXT: csel x0, x9, x8, ne
; CHECK-CSSC-NEXT: ret
%ctz = tail call i128 @llvm.cttz.i128(i128 %x)
ret i128 %ctz
}
define i32 @cttz32combine(i32 %x) nounwind readnone {
; CHECK-LABEL: cttz32combine:
; CHECK: // %bb.0:
; CHECK-NEXT: rbit w8, w0
; CHECK-NEXT: clz w0, w8
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz32combine:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: ctz w0, w0
; CHECK-CSSC-NEXT: ret
%rev = tail call i32 @llvm.bitreverse.i32(i32 %x)
%ctz = tail call i32 @llvm.ctlz.i32(i32 %rev)
ret i32 %ctz
}
define i64 @cttz64combine(i64 %x) nounwind readnone {
; CHECK-LABEL: cttz64combine:
; CHECK: // %bb.0:
; CHECK-NEXT: rbit x8, x0
; CHECK-NEXT: clz x0, x8
; CHECK-NEXT: ret
;
; CHECK-CSSC-LABEL: cttz64combine:
; CHECK-CSSC: // %bb.0:
; CHECK-CSSC-NEXT: ctz x0, x0
; CHECK-CSSC-NEXT: ret
%rev = tail call i64 @llvm.bitreverse.i64(i64 %x)
%ctz = tail call i64 @llvm.ctlz.i64(i64 %rev)
ret i64 %ctz
}
declare i4 @llvm.cttz.i4(i4 %x) nounwind readnone
declare i8 @llvm.cttz.i8(i8 %x) nounwind readnone
declare i16 @llvm.cttz.i16(i16 %x) nounwind readnone
declare i17 @llvm.cttz.i17(i17 %x) nounwind readnone
declare i32 @llvm.cttz.i32(i32) nounwind readnone
declare i64 @llvm.cttz.i64(i64) nounwind readnone
declare i128 @llvm.cttz.i128(i128) nounwind readnone
declare i32 @llvm.ctlz.i32(i32 %x) nounwind readnone
declare i32 @llvm.bitreverse.i32(i32 %x) nounwind readnone
declare i64 @llvm.ctlz.i64(i64 %x) nounwind readnone
declare i64 @llvm.bitreverse.i64(i64 %x) nounwind readnone
|