1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -mtriple=aarch64-none-linux-gnu %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc -mtriple=aarch64-none-linux-gnu -global-isel %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-GI
; ===== Legal Scalars =====
define i8 @load_i8(ptr %ptr){
; CHECK-LABEL: load_i8:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrb w0, [x0]
; CHECK-NEXT: ret
%a = load i8 , ptr %ptr
ret i8 %a
}
define i16 @load_i16(ptr %ptr){
; CHECK-LABEL: load_i16:
; CHECK: // %bb.0:
; CHECK-NEXT: ldrh w0, [x0]
; CHECK-NEXT: ret
%a = load i16 , ptr %ptr
ret i16 %a
}
define i32 @load_i32(ptr %ptr){
; CHECK-LABEL: load_i32:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr w0, [x0]
; CHECK-NEXT: ret
%a = load i32 , ptr %ptr
ret i32 %a
}
define i64 @load_i64(ptr %ptr){
; CHECK-LABEL: load_i64:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr x0, [x0]
; CHECK-NEXT: ret
%a = load i64 , ptr %ptr
ret i64 %a
}
; ===== Legal Vector Types =====
define <8 x i8> @load_v8i8(ptr %ptr){
; CHECK-LABEL: load_v8i8:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr d0, [x0]
; CHECK-NEXT: ret
%a = load <8 x i8>, ptr %ptr
ret <8 x i8> %a
}
define <16 x i8> @load_v16i8(ptr %ptr){
; CHECK-LABEL: load_v16i8:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr q0, [x0]
; CHECK-NEXT: ret
%a = load <16 x i8>, ptr %ptr
ret <16 x i8> %a
}
define <4 x i16> @load_v4i16(ptr %ptr){
; CHECK-LABEL: load_v4i16:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr d0, [x0]
; CHECK-NEXT: ret
%a = load <4 x i16>, ptr %ptr
ret <4 x i16> %a
}
define <8 x i16> @load_v8i16(ptr %ptr){
; CHECK-LABEL: load_v8i16:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr q0, [x0]
; CHECK-NEXT: ret
%a = load <8 x i16>, ptr %ptr
ret <8 x i16> %a
}
define <2 x i32> @load_v2i32(ptr %ptr){
; CHECK-LABEL: load_v2i32:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr d0, [x0]
; CHECK-NEXT: ret
%a = load <2 x i32>, ptr %ptr
ret <2 x i32> %a
}
define <4 x i32> @load_v4i32(ptr %ptr){
; CHECK-LABEL: load_v4i32:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr q0, [x0]
; CHECK-NEXT: ret
%a = load <4 x i32>, ptr %ptr
ret <4 x i32> %a
}
define <2 x i64> @load_v2i64(ptr %ptr){
; CHECK-LABEL: load_v2i64:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr q0, [x0]
; CHECK-NEXT: ret
%a = load <2 x i64>, ptr %ptr
ret <2 x i64> %a
}
; ===== Smaller/Larger Width Vectors with Legal Element Sizes =====
define <2 x i8> @load_v2i8(ptr %ptr, <2 x i8> %b){
; CHECK-SD-LABEL: load_v2i8:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ld1 { v0.b }[0], [x0]
; CHECK-SD-NEXT: add x8, x0, #1
; CHECK-SD-NEXT: ld1 { v0.b }[4], [x8]
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: load_v2i8:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: ldr b0, [x0]
; CHECK-GI-NEXT: ldr b1, [x0, #1]
; CHECK-GI-NEXT: mov v0.s[1], v1.s[0]
; CHECK-GI-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-GI-NEXT: ret
%a = load <2 x i8>, ptr %ptr
ret <2 x i8> %a
}
define i32 @load_v4i8(ptr %ptr, <4 x i8> %b){
; CHECK-LABEL: load_v4i8:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr w0, [x0]
; CHECK-NEXT: ret
%a = load <4 x i8>, ptr %ptr
%c = bitcast <4 x i8> %a to i32
ret i32 %c
}
define <32 x i8> @load_v32i8(ptr %ptr){
; CHECK-LABEL: load_v32i8:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp q0, q1, [x0]
; CHECK-NEXT: ret
%a = load <32 x i8>, ptr %ptr
ret <32 x i8> %a
}
define <2 x i16> @load_v2i16(ptr %ptr){
; CHECK-SD-LABEL: load_v2i16:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ld1 { v0.h }[0], [x0]
; CHECK-SD-NEXT: add x8, x0, #2
; CHECK-SD-NEXT: ld1 { v0.h }[2], [x8]
; CHECK-SD-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: load_v2i16:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: ldr h0, [x0]
; CHECK-GI-NEXT: ldr h1, [x0, #2]
; CHECK-GI-NEXT: mov v0.h[1], v1.h[0]
; CHECK-GI-NEXT: ushll v0.4s, v0.4h, #0
; CHECK-GI-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-GI-NEXT: ret
%a = load <2 x i16>, ptr %ptr
ret <2 x i16> %a
}
define <16 x i16> @load_v16i16(ptr %ptr){
; CHECK-LABEL: load_v16i16:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp q0, q1, [x0]
; CHECK-NEXT: ret
%a = load <16 x i16>, ptr %ptr
ret <16 x i16> %a
}
define <1 x i32> @load_v1i32(ptr %ptr){
; CHECK-LABEL: load_v1i32:
; CHECK: // %bb.0:
; CHECK-NEXT: ldr s0, [x0]
; CHECK-NEXT: ret
%a = load <1 x i32>, ptr %ptr
ret <1 x i32> %a
}
define <8 x i32> @load_v8i32(ptr %ptr){
; CHECK-LABEL: load_v8i32:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp q0, q1, [x0]
; CHECK-NEXT: ret
%a = load <8 x i32>, ptr %ptr
ret <8 x i32> %a
}
define <4 x i64> @load_v4i64(ptr %ptr){
; CHECK-LABEL: load_v4i64:
; CHECK: // %bb.0:
; CHECK-NEXT: ldp q0, q1, [x0]
; CHECK-NEXT: ret
%a = load <4 x i64>, ptr %ptr
ret <4 x i64> %a
}
; ===== Vectors with Non-Pow 2 Widths =====
define <3 x i8> @load_v3i8(ptr %ptr){
; CHECK-SD-LABEL: load_v3i8:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ldr s0, [x0]
; CHECK-SD-NEXT: umov w0, v0.b[0]
; CHECK-SD-NEXT: umov w1, v0.b[1]
; CHECK-SD-NEXT: umov w2, v0.b[2]
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: load_v3i8:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: ldrb w8, [x0]
; CHECK-GI-NEXT: ldrb w1, [x0, #1]
; CHECK-GI-NEXT: ldrb w2, [x0, #2]
; CHECK-GI-NEXT: mov w0, w8
; CHECK-GI-NEXT: ret
%a = load <3 x i8>, ptr %ptr
ret <3 x i8> %a
}
define <7 x i8> @load_v7i8(ptr %ptr){
; CHECK-SD-LABEL: load_v7i8:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ldr d0, [x0]
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: load_v7i8:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: ldr b0, [x0]
; CHECK-GI-NEXT: ldr b1, [x0, #1]
; CHECK-GI-NEXT: mov v0.b[1], v1.b[0]
; CHECK-GI-NEXT: ldr b1, [x0, #2]
; CHECK-GI-NEXT: mov v0.b[2], v1.b[0]
; CHECK-GI-NEXT: ldr b1, [x0, #3]
; CHECK-GI-NEXT: mov v0.b[3], v1.b[0]
; CHECK-GI-NEXT: ldr b1, [x0, #4]
; CHECK-GI-NEXT: mov v0.b[4], v1.b[0]
; CHECK-GI-NEXT: ldr b1, [x0, #5]
; CHECK-GI-NEXT: mov v0.b[5], v1.b[0]
; CHECK-GI-NEXT: ldr b1, [x0, #6]
; CHECK-GI-NEXT: mov v0.b[6], v1.b[0]
; CHECK-GI-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-GI-NEXT: ret
%a = load <7 x i8>, ptr %ptr
ret <7 x i8> %a
}
define <3 x i16> @load_v3i16(ptr %ptr){
; CHECK-SD-LABEL: load_v3i16:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ldr d0, [x0]
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: load_v3i16:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: ldr h0, [x0]
; CHECK-GI-NEXT: ldr h1, [x0, #2]
; CHECK-GI-NEXT: mov v0.h[1], v1.h[0]
; CHECK-GI-NEXT: ldr h1, [x0, #4]
; CHECK-GI-NEXT: mov v0.h[2], v1.h[0]
; CHECK-GI-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-GI-NEXT: ret
%a = load <3 x i16>, ptr %ptr
ret <3 x i16> %a
}
define <7 x i16> @load_v7i16(ptr %ptr){
; CHECK-SD-LABEL: load_v7i16:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ldr q0, [x0]
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: load_v7i16:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: ldr h0, [x0]
; CHECK-GI-NEXT: ldr h1, [x0, #2]
; CHECK-GI-NEXT: mov v0.h[1], v1.h[0]
; CHECK-GI-NEXT: ldr h1, [x0, #4]
; CHECK-GI-NEXT: mov v0.h[2], v1.h[0]
; CHECK-GI-NEXT: ldr h1, [x0, #6]
; CHECK-GI-NEXT: mov v0.h[3], v1.h[0]
; CHECK-GI-NEXT: ldr h1, [x0, #8]
; CHECK-GI-NEXT: mov v0.h[4], v1.h[0]
; CHECK-GI-NEXT: ldr h1, [x0, #10]
; CHECK-GI-NEXT: mov v0.h[5], v1.h[0]
; CHECK-GI-NEXT: ldr h1, [x0, #12]
; CHECK-GI-NEXT: mov v0.h[6], v1.h[0]
; CHECK-GI-NEXT: ret
%a = load <7 x i16>, ptr %ptr
ret <7 x i16> %a
}
define <3 x i32> @load_v3i32(ptr %ptr){
; CHECK-SD-LABEL: load_v3i32:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: ldr q0, [x0]
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: load_v3i32:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: ldp s0, s1, [x0]
; CHECK-GI-NEXT: mov v0.s[1], v1.s[0]
; CHECK-GI-NEXT: ldr s1, [x0, #8]
; CHECK-GI-NEXT: mov v0.s[2], v1.s[0]
; CHECK-GI-NEXT: ret
%a = load <3 x i32>, ptr %ptr
ret <3 x i32> %a
}
|
