1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple aarch64 -o - | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc < %s -mtriple aarch64 -o - -global-isel | FileCheck %s --check-prefixes=CHECK,CHECK-GI
define <8 x i32> @extmuls_v8i8_i32(<8 x i8> %s0, <8 x i8> %s1) {
; CHECK-SD-LABEL: extmuls_v8i8_i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: smull v0.8h, v0.8b, v1.8b
; CHECK-SD-NEXT: sshll2 v1.4s, v0.8h, #0
; CHECK-SD-NEXT: sshll v0.4s, v0.4h, #0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmuls_v8i8_i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sshll v2.8h, v0.8b, #0
; CHECK-GI-NEXT: sshll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: smull v0.4s, v2.4h, v1.4h
; CHECK-GI-NEXT: smull2 v1.4s, v2.8h, v1.8h
; CHECK-GI-NEXT: ret
entry:
%s0s = sext <8 x i8> %s0 to <8 x i32>
%s1s = sext <8 x i8> %s1 to <8 x i32>
%m = mul <8 x i32> %s0s, %s1s
ret <8 x i32> %m
}
define <8 x i32> @extmulu_v8i8_i32(<8 x i8> %s0, <8 x i8> %s1) {
; CHECK-SD-LABEL: extmulu_v8i8_i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: umull v0.8h, v0.8b, v1.8b
; CHECK-SD-NEXT: ushll2 v1.4s, v0.8h, #0
; CHECK-SD-NEXT: ushll v0.4s, v0.4h, #0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmulu_v8i8_i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: ushll v2.8h, v0.8b, #0
; CHECK-GI-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: umull v0.4s, v2.4h, v1.4h
; CHECK-GI-NEXT: umull2 v1.4s, v2.8h, v1.8h
; CHECK-GI-NEXT: ret
entry:
%s0s = zext <8 x i8> %s0 to <8 x i32>
%s1s = zext <8 x i8> %s1 to <8 x i32>
%m = mul <8 x i32> %s0s, %s1s
ret <8 x i32> %m
}
define <8 x i32> @extmulsu_v8i8_i32(<8 x i8> %s0, <8 x i8> %s1) {
; CHECK-SD-LABEL: extmulsu_v8i8_i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-SD-NEXT: ushll v2.8h, v1.8b, #0
; CHECK-SD-NEXT: smull2 v1.4s, v0.8h, v2.8h
; CHECK-SD-NEXT: smull v0.4s, v0.4h, v2.4h
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmulsu_v8i8_i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: sshll v2.4s, v0.4h, #0
; CHECK-GI-NEXT: sshll2 v3.4s, v0.8h, #0
; CHECK-GI-NEXT: ushll v0.4s, v1.4h, #0
; CHECK-GI-NEXT: ushll2 v1.4s, v1.8h, #0
; CHECK-GI-NEXT: mul v0.4s, v2.4s, v0.4s
; CHECK-GI-NEXT: mul v1.4s, v3.4s, v1.4s
; CHECK-GI-NEXT: ret
entry:
%s0s = sext <8 x i8> %s0 to <8 x i32>
%s1s = zext <8 x i8> %s1 to <8 x i32>
%m = mul <8 x i32> %s0s, %s1s
ret <8 x i32> %m
}
define <8 x i32> @extmuladds_v8i8_i32(<8 x i8> %s0, <8 x i8> %s1, <8 x i32> %b) {
; CHECK-SD-LABEL: extmuladds_v8i8_i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: smull v0.8h, v0.8b, v1.8b
; CHECK-SD-NEXT: saddw2 v1.4s, v3.4s, v0.8h
; CHECK-SD-NEXT: saddw v0.4s, v2.4s, v0.4h
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmuladds_v8i8_i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: sshll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: smlal v2.4s, v0.4h, v1.4h
; CHECK-GI-NEXT: smlal2 v3.4s, v0.8h, v1.8h
; CHECK-GI-NEXT: mov v0.16b, v2.16b
; CHECK-GI-NEXT: mov v1.16b, v3.16b
; CHECK-GI-NEXT: ret
entry:
%s0s = sext <8 x i8> %s0 to <8 x i32>
%s1s = sext <8 x i8> %s1 to <8 x i32>
%m = mul <8 x i32> %s0s, %s1s
%a = add <8 x i32> %m, %b
ret <8 x i32> %a
}
define <8 x i32> @extmuladdu_v8i8_i32(<8 x i8> %s0, <8 x i8> %s1, <8 x i32> %b) {
; CHECK-SD-LABEL: extmuladdu_v8i8_i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: umull v0.8h, v0.8b, v1.8b
; CHECK-SD-NEXT: uaddw2 v1.4s, v3.4s, v0.8h
; CHECK-SD-NEXT: uaddw v0.4s, v2.4s, v0.4h
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmuladdu_v8i8_i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: ushll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: umlal v2.4s, v0.4h, v1.4h
; CHECK-GI-NEXT: umlal2 v3.4s, v0.8h, v1.8h
; CHECK-GI-NEXT: mov v0.16b, v2.16b
; CHECK-GI-NEXT: mov v1.16b, v3.16b
; CHECK-GI-NEXT: ret
entry:
%s0s = zext <8 x i8> %s0 to <8 x i32>
%s1s = zext <8 x i8> %s1 to <8 x i32>
%m = mul <8 x i32> %s0s, %s1s
%a = add <8 x i32> %m, %b
ret <8 x i32> %a
}
define <8 x i32> @extmuladdsu_v8i8_i32(<8 x i8> %s0, <8 x i8> %s1, <8 x i32> %b) {
; CHECK-SD-LABEL: extmuladdsu_v8i8_i32:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-SD-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-SD-NEXT: smlal2 v3.4s, v0.8h, v1.8h
; CHECK-SD-NEXT: smlal v2.4s, v0.4h, v1.4h
; CHECK-SD-NEXT: mov v0.16b, v2.16b
; CHECK-SD-NEXT: mov v1.16b, v3.16b
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmuladdsu_v8i8_i32:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: sshll v4.4s, v0.4h, #0
; CHECK-GI-NEXT: sshll2 v0.4s, v0.8h, #0
; CHECK-GI-NEXT: ushll v5.4s, v1.4h, #0
; CHECK-GI-NEXT: ushll2 v1.4s, v1.8h, #0
; CHECK-GI-NEXT: mla v2.4s, v4.4s, v5.4s
; CHECK-GI-NEXT: mla v3.4s, v0.4s, v1.4s
; CHECK-GI-NEXT: mov v0.16b, v2.16b
; CHECK-GI-NEXT: mov v1.16b, v3.16b
; CHECK-GI-NEXT: ret
entry:
%s0s = sext <8 x i8> %s0 to <8 x i32>
%s1s = zext <8 x i8> %s1 to <8 x i32>
%m = mul <8 x i32> %s0s, %s1s
%a = add <8 x i32> %m, %b
ret <8 x i32> %a
}
define <8 x i64> @extmuls_v8i8_i64(<8 x i8> %s0, <8 x i8> %s1) {
; CHECK-SD-LABEL: extmuls_v8i8_i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: smull v0.8h, v0.8b, v1.8b
; CHECK-SD-NEXT: sshll v1.4s, v0.4h, #0
; CHECK-SD-NEXT: sshll2 v2.4s, v0.8h, #0
; CHECK-SD-NEXT: sshll v0.2d, v1.2s, #0
; CHECK-SD-NEXT: sshll2 v3.2d, v2.4s, #0
; CHECK-SD-NEXT: sshll2 v1.2d, v1.4s, #0
; CHECK-SD-NEXT: sshll v2.2d, v2.2s, #0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmuls_v8i8_i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: sshll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: sshll v2.4s, v0.4h, #0
; CHECK-GI-NEXT: sshll v3.4s, v1.4h, #0
; CHECK-GI-NEXT: sshll2 v4.4s, v0.8h, #0
; CHECK-GI-NEXT: sshll2 v5.4s, v1.8h, #0
; CHECK-GI-NEXT: smull v0.2d, v2.2s, v3.2s
; CHECK-GI-NEXT: smull2 v1.2d, v2.4s, v3.4s
; CHECK-GI-NEXT: smull v2.2d, v4.2s, v5.2s
; CHECK-GI-NEXT: smull2 v3.2d, v4.4s, v5.4s
; CHECK-GI-NEXT: ret
entry:
%s0s = sext <8 x i8> %s0 to <8 x i64>
%s1s = sext <8 x i8> %s1 to <8 x i64>
%m = mul <8 x i64> %s0s, %s1s
ret <8 x i64> %m
}
define <8 x i64> @extmulu_v8i8_i64(<8 x i8> %s0, <8 x i8> %s1) {
; CHECK-SD-LABEL: extmulu_v8i8_i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: umull v0.8h, v0.8b, v1.8b
; CHECK-SD-NEXT: ushll v1.4s, v0.4h, #0
; CHECK-SD-NEXT: ushll2 v2.4s, v0.8h, #0
; CHECK-SD-NEXT: ushll v0.2d, v1.2s, #0
; CHECK-SD-NEXT: ushll2 v3.2d, v2.4s, #0
; CHECK-SD-NEXT: ushll2 v1.2d, v1.4s, #0
; CHECK-SD-NEXT: ushll v2.2d, v2.2s, #0
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmulu_v8i8_i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: ushll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: ushll v2.4s, v0.4h, #0
; CHECK-GI-NEXT: ushll v3.4s, v1.4h, #0
; CHECK-GI-NEXT: ushll2 v4.4s, v0.8h, #0
; CHECK-GI-NEXT: ushll2 v5.4s, v1.8h, #0
; CHECK-GI-NEXT: umull v0.2d, v2.2s, v3.2s
; CHECK-GI-NEXT: umull2 v1.2d, v2.4s, v3.4s
; CHECK-GI-NEXT: umull v2.2d, v4.2s, v5.2s
; CHECK-GI-NEXT: umull2 v3.2d, v4.4s, v5.4s
; CHECK-GI-NEXT: ret
entry:
%s0s = zext <8 x i8> %s0 to <8 x i64>
%s1s = zext <8 x i8> %s1 to <8 x i64>
%m = mul <8 x i64> %s0s, %s1s
ret <8 x i64> %m
}
define <8 x i64> @extaddsu_v8i8_i64(<8 x i8> %s0, <8 x i8> %s1) {
; CHECK-SD-LABEL: extaddsu_v8i8_i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-SD-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-SD-NEXT: sshll v2.4s, v0.4h, #0
; CHECK-SD-NEXT: ushll v4.4s, v1.4h, #0
; CHECK-SD-NEXT: sshll2 v5.4s, v0.8h, #0
; CHECK-SD-NEXT: ushll2 v6.4s, v1.8h, #0
; CHECK-SD-NEXT: smull v0.2d, v2.2s, v4.2s
; CHECK-SD-NEXT: smull2 v1.2d, v2.4s, v4.4s
; CHECK-SD-NEXT: smull2 v3.2d, v5.4s, v6.4s
; CHECK-SD-NEXT: smull v2.2d, v5.2s, v6.2s
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extaddsu_v8i8_i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: sshll v2.4s, v0.4h, #0
; CHECK-GI-NEXT: ushll v3.4s, v1.4h, #0
; CHECK-GI-NEXT: sshll2 v0.4s, v0.8h, #0
; CHECK-GI-NEXT: ushll2 v1.4s, v1.8h, #0
; CHECK-GI-NEXT: sshll v4.2d, v2.2s, #0
; CHECK-GI-NEXT: ushll v5.2d, v3.2s, #0
; CHECK-GI-NEXT: sshll2 v2.2d, v2.4s, #0
; CHECK-GI-NEXT: ushll2 v3.2d, v3.4s, #0
; CHECK-GI-NEXT: sshll v6.2d, v0.2s, #0
; CHECK-GI-NEXT: ushll v7.2d, v1.2s, #0
; CHECK-GI-NEXT: sshll2 v0.2d, v0.4s, #0
; CHECK-GI-NEXT: ushll2 v1.2d, v1.4s, #0
; CHECK-GI-NEXT: fmov x8, d4
; CHECK-GI-NEXT: fmov x9, d5
; CHECK-GI-NEXT: mov x12, v4.d[1]
; CHECK-GI-NEXT: fmov x10, d3
; CHECK-GI-NEXT: fmov x11, d7
; CHECK-GI-NEXT: mov x13, v5.d[1]
; CHECK-GI-NEXT: fmov x14, d1
; CHECK-GI-NEXT: mov x15, v2.d[1]
; CHECK-GI-NEXT: mov x16, v3.d[1]
; CHECK-GI-NEXT: mul x8, x8, x9
; CHECK-GI-NEXT: fmov x9, d2
; CHECK-GI-NEXT: mov x17, v7.d[1]
; CHECK-GI-NEXT: mov x18, v1.d[1]
; CHECK-GI-NEXT: mul x12, x12, x13
; CHECK-GI-NEXT: mov x13, v0.d[1]
; CHECK-GI-NEXT: mul x9, x9, x10
; CHECK-GI-NEXT: fmov x10, d6
; CHECK-GI-NEXT: mul x15, x15, x16
; CHECK-GI-NEXT: mul x10, x10, x11
; CHECK-GI-NEXT: fmov x11, d0
; CHECK-GI-NEXT: fmov d0, x8
; CHECK-GI-NEXT: fmov d1, x9
; CHECK-GI-NEXT: mul x13, x13, x18
; CHECK-GI-NEXT: mov v0.d[1], x12
; CHECK-GI-NEXT: mul x11, x11, x14
; CHECK-GI-NEXT: mov x14, v6.d[1]
; CHECK-GI-NEXT: mov v1.d[1], x15
; CHECK-GI-NEXT: fmov d2, x10
; CHECK-GI-NEXT: mul x14, x14, x17
; CHECK-GI-NEXT: fmov d3, x11
; CHECK-GI-NEXT: mov v3.d[1], x13
; CHECK-GI-NEXT: mov v2.d[1], x14
; CHECK-GI-NEXT: ret
entry:
%s0s = sext <8 x i8> %s0 to <8 x i64>
%s1s = zext <8 x i8> %s1 to <8 x i64>
%m = mul <8 x i64> %s0s, %s1s
ret <8 x i64> %m
}
define <8 x i64> @extmuladds_v8i8_i64(<8 x i8> %s0, <8 x i8> %s1, <8 x i64> %b) {
; CHECK-SD-LABEL: extmuladds_v8i8_i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: smull v0.8h, v0.8b, v1.8b
; CHECK-SD-NEXT: sshll2 v6.4s, v0.8h, #0
; CHECK-SD-NEXT: sshll v1.4s, v0.4h, #0
; CHECK-SD-NEXT: saddw2 v5.2d, v5.2d, v6.4s
; CHECK-SD-NEXT: saddw v0.2d, v2.2d, v1.2s
; CHECK-SD-NEXT: saddw2 v1.2d, v3.2d, v1.4s
; CHECK-SD-NEXT: saddw v2.2d, v4.2d, v6.2s
; CHECK-SD-NEXT: mov v3.16b, v5.16b
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmuladds_v8i8_i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: sshll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: sshll v6.4s, v0.4h, #0
; CHECK-GI-NEXT: sshll v7.4s, v1.4h, #0
; CHECK-GI-NEXT: sshll2 v0.4s, v0.8h, #0
; CHECK-GI-NEXT: sshll2 v1.4s, v1.8h, #0
; CHECK-GI-NEXT: smlal v2.2d, v6.2s, v7.2s
; CHECK-GI-NEXT: smlal2 v3.2d, v6.4s, v7.4s
; CHECK-GI-NEXT: smlal v4.2d, v0.2s, v1.2s
; CHECK-GI-NEXT: smlal2 v5.2d, v0.4s, v1.4s
; CHECK-GI-NEXT: mov v0.16b, v2.16b
; CHECK-GI-NEXT: mov v1.16b, v3.16b
; CHECK-GI-NEXT: mov v2.16b, v4.16b
; CHECK-GI-NEXT: mov v3.16b, v5.16b
; CHECK-GI-NEXT: ret
entry:
%s0s = sext <8 x i8> %s0 to <8 x i64>
%s1s = sext <8 x i8> %s1 to <8 x i64>
%m = mul <8 x i64> %s0s, %s1s
%a = add <8 x i64> %m, %b
ret <8 x i64> %a
}
define <8 x i64> @extmuladdu_v8i8_i64(<8 x i8> %s0, <8 x i8> %s1, <8 x i64> %b) {
; CHECK-SD-LABEL: extmuladdu_v8i8_i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: umull v0.8h, v0.8b, v1.8b
; CHECK-SD-NEXT: ushll2 v6.4s, v0.8h, #0
; CHECK-SD-NEXT: ushll v1.4s, v0.4h, #0
; CHECK-SD-NEXT: uaddw2 v5.2d, v5.2d, v6.4s
; CHECK-SD-NEXT: uaddw v0.2d, v2.2d, v1.2s
; CHECK-SD-NEXT: uaddw2 v1.2d, v3.2d, v1.4s
; CHECK-SD-NEXT: uaddw v2.2d, v4.2d, v6.2s
; CHECK-SD-NEXT: mov v3.16b, v5.16b
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmuladdu_v8i8_i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: ushll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: ushll v6.4s, v0.4h, #0
; CHECK-GI-NEXT: ushll v7.4s, v1.4h, #0
; CHECK-GI-NEXT: ushll2 v0.4s, v0.8h, #0
; CHECK-GI-NEXT: ushll2 v1.4s, v1.8h, #0
; CHECK-GI-NEXT: umlal v2.2d, v6.2s, v7.2s
; CHECK-GI-NEXT: umlal2 v3.2d, v6.4s, v7.4s
; CHECK-GI-NEXT: umlal v4.2d, v0.2s, v1.2s
; CHECK-GI-NEXT: umlal2 v5.2d, v0.4s, v1.4s
; CHECK-GI-NEXT: mov v0.16b, v2.16b
; CHECK-GI-NEXT: mov v1.16b, v3.16b
; CHECK-GI-NEXT: mov v2.16b, v4.16b
; CHECK-GI-NEXT: mov v3.16b, v5.16b
; CHECK-GI-NEXT: ret
entry:
%s0s = zext <8 x i8> %s0 to <8 x i64>
%s1s = zext <8 x i8> %s1 to <8 x i64>
%m = mul <8 x i64> %s0s, %s1s
%a = add <8 x i64> %m, %b
ret <8 x i64> %a
}
define <8 x i64> @extmuladdsu_v8i8_i64(<8 x i8> %s0, <8 x i8> %s1, <8 x i64> %b) {
; CHECK-SD-LABEL: extmuladdsu_v8i8_i64:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-SD-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-SD-NEXT: sshll v6.4s, v0.4h, #0
; CHECK-SD-NEXT: ushll v7.4s, v1.4h, #0
; CHECK-SD-NEXT: sshll2 v0.4s, v0.8h, #0
; CHECK-SD-NEXT: ushll2 v1.4s, v1.8h, #0
; CHECK-SD-NEXT: smlal v2.2d, v6.2s, v7.2s
; CHECK-SD-NEXT: smlal2 v3.2d, v6.4s, v7.4s
; CHECK-SD-NEXT: smlal2 v5.2d, v0.4s, v1.4s
; CHECK-SD-NEXT: smlal v4.2d, v0.2s, v1.2s
; CHECK-SD-NEXT: mov v0.16b, v2.16b
; CHECK-SD-NEXT: mov v1.16b, v3.16b
; CHECK-SD-NEXT: mov v2.16b, v4.16b
; CHECK-SD-NEXT: mov v3.16b, v5.16b
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: extmuladdsu_v8i8_i64:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sshll v0.8h, v0.8b, #0
; CHECK-GI-NEXT: ushll v1.8h, v1.8b, #0
; CHECK-GI-NEXT: sshll v6.4s, v0.4h, #0
; CHECK-GI-NEXT: ushll v7.4s, v1.4h, #0
; CHECK-GI-NEXT: sshll2 v0.4s, v0.8h, #0
; CHECK-GI-NEXT: ushll2 v1.4s, v1.8h, #0
; CHECK-GI-NEXT: sshll v16.2d, v6.2s, #0
; CHECK-GI-NEXT: ushll v17.2d, v7.2s, #0
; CHECK-GI-NEXT: sshll2 v6.2d, v6.4s, #0
; CHECK-GI-NEXT: ushll2 v7.2d, v7.4s, #0
; CHECK-GI-NEXT: sshll v18.2d, v0.2s, #0
; CHECK-GI-NEXT: ushll v19.2d, v1.2s, #0
; CHECK-GI-NEXT: sshll2 v0.2d, v0.4s, #0
; CHECK-GI-NEXT: ushll2 v1.2d, v1.4s, #0
; CHECK-GI-NEXT: fmov x8, d16
; CHECK-GI-NEXT: fmov x9, d17
; CHECK-GI-NEXT: mov x12, v16.d[1]
; CHECK-GI-NEXT: fmov x10, d7
; CHECK-GI-NEXT: fmov x11, d19
; CHECK-GI-NEXT: mov x13, v17.d[1]
; CHECK-GI-NEXT: fmov x14, d1
; CHECK-GI-NEXT: mov x15, v6.d[1]
; CHECK-GI-NEXT: mov x16, v7.d[1]
; CHECK-GI-NEXT: mul x8, x8, x9
; CHECK-GI-NEXT: fmov x9, d6
; CHECK-GI-NEXT: mov x17, v19.d[1]
; CHECK-GI-NEXT: mov x18, v1.d[1]
; CHECK-GI-NEXT: mul x12, x12, x13
; CHECK-GI-NEXT: mov x13, v0.d[1]
; CHECK-GI-NEXT: mul x9, x9, x10
; CHECK-GI-NEXT: fmov x10, d18
; CHECK-GI-NEXT: mul x15, x15, x16
; CHECK-GI-NEXT: mul x10, x10, x11
; CHECK-GI-NEXT: fmov x11, d0
; CHECK-GI-NEXT: fmov d0, x8
; CHECK-GI-NEXT: fmov d1, x9
; CHECK-GI-NEXT: mul x13, x13, x18
; CHECK-GI-NEXT: mov v0.d[1], x12
; CHECK-GI-NEXT: mul x11, x11, x14
; CHECK-GI-NEXT: mov x14, v18.d[1]
; CHECK-GI-NEXT: mov v1.d[1], x15
; CHECK-GI-NEXT: fmov d6, x10
; CHECK-GI-NEXT: add v0.2d, v0.2d, v2.2d
; CHECK-GI-NEXT: mul x14, x14, x17
; CHECK-GI-NEXT: add v1.2d, v1.2d, v3.2d
; CHECK-GI-NEXT: fmov d7, x11
; CHECK-GI-NEXT: mov v7.d[1], x13
; CHECK-GI-NEXT: mov v6.d[1], x14
; CHECK-GI-NEXT: add v3.2d, v7.2d, v5.2d
; CHECK-GI-NEXT: add v2.2d, v6.2d, v4.2d
; CHECK-GI-NEXT: ret
entry:
%s0s = sext <8 x i8> %s0 to <8 x i64>
%s1s = zext <8 x i8> %s1 to <8 x i64>
%m = mul <8 x i64> %s0s, %s1s
%a = add <8 x i64> %m, %b
ret <8 x i64> %a
}
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; CHECK: {{.*}}
|
