1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=aarch64 -mattr=+sve \
; RUN: -aarch64-sve-vector-bits-min=256 | FileCheck --check-prefixes=CHECK-i32 %s
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=aarch64 -mattr=+sve \
; RUN: -aarch64-sve-vector-bits-min=256 | FileCheck --check-prefixes=CHECK-i64 %s
define <1 x iXLen> @lrint_v1f16(<1 x half> %x) {
; CHECK-i32-LABEL: lrint_v1f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx h0, h0
; CHECK-i32-NEXT: fcvtzs w8, h0
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v1f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx h0, h0
; CHECK-i64-NEXT: fcvtzs x8, h0
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: ret
%a = call <1 x iXLen> @llvm.lrint.v1iXLen.v1f16(<1 x half> %x)
ret <1 x iXLen> %a
}
declare <1 x iXLen> @llvm.lrint.v1iXLen.v1f16(<1 x half>)
define <2 x iXLen> @lrint_v2f16(<2 x half> %x) {
; CHECK-i32-LABEL: lrint_v2f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-i32-NEXT: mov h1, v0.h[1]
; CHECK-i32-NEXT: frintx h0, h0
; CHECK-i32-NEXT: frintx h1, h1
; CHECK-i32-NEXT: fcvtzs w8, h0
; CHECK-i32-NEXT: fcvtzs w9, h1
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: mov v0.s[1], w9
; CHECK-i32-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v2f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-i64-NEXT: mov h1, v0.h[1]
; CHECK-i64-NEXT: frintx h0, h0
; CHECK-i64-NEXT: frintx h1, h1
; CHECK-i64-NEXT: fcvtzs x8, h0
; CHECK-i64-NEXT: fcvtzs x9, h1
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: mov v0.d[1], x9
; CHECK-i64-NEXT: ret
%a = call <2 x iXLen> @llvm.lrint.v2iXLen.v2f16(<2 x half> %x)
ret <2 x iXLen> %a
}
declare <2 x iXLen> @llvm.lrint.v2iXLen.v2f16(<2 x half>)
define <4 x iXLen> @lrint_v4f16(<4 x half> %x) {
; CHECK-i32-LABEL: lrint_v4f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.4h, v0.4h
; CHECK-i32-NEXT: fcvtl v0.4s, v0.4h
; CHECK-i32-NEXT: fcvtzs v0.4s, v0.4s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v4f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.4h, v0.4h
; CHECK-i64-NEXT: mov h1, v0.h[2]
; CHECK-i64-NEXT: mov h2, v0.h[3]
; CHECK-i64-NEXT: mov h3, v0.h[1]
; CHECK-i64-NEXT: fcvtzs x9, h0
; CHECK-i64-NEXT: fcvtzs x8, h1
; CHECK-i64-NEXT: fcvtzs x10, h2
; CHECK-i64-NEXT: fcvtzs x11, h3
; CHECK-i64-NEXT: fmov d0, x9
; CHECK-i64-NEXT: fmov d1, x8
; CHECK-i64-NEXT: mov v0.d[1], x11
; CHECK-i64-NEXT: mov v1.d[1], x10
; CHECK-i64-NEXT: ret
%a = call <4 x iXLen> @llvm.lrint.v4iXLen.v4f16(<4 x half> %x)
ret <4 x iXLen> %a
}
declare <4 x iXLen> @llvm.lrint.v4iXLen.v4f16(<4 x half>)
define <8 x iXLen> @lrint_v8f16(<8 x half> %x) {
; CHECK-i32-LABEL: lrint_v8f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v2.8h, v0.8h
; CHECK-i32-NEXT: mov h0, v2.h[4]
; CHECK-i32-NEXT: mov h1, v2.h[5]
; CHECK-i32-NEXT: mov h3, v2.h[1]
; CHECK-i32-NEXT: fcvtzs w9, h2
; CHECK-i32-NEXT: mov h4, v2.h[6]
; CHECK-i32-NEXT: fcvtzs w8, h0
; CHECK-i32-NEXT: mov h0, v2.h[2]
; CHECK-i32-NEXT: fcvtzs w10, h1
; CHECK-i32-NEXT: fcvtzs w11, h3
; CHECK-i32-NEXT: mov h3, v2.h[7]
; CHECK-i32-NEXT: fcvtzs w12, h4
; CHECK-i32-NEXT: mov h2, v2.h[3]
; CHECK-i32-NEXT: fcvtzs w13, h0
; CHECK-i32-NEXT: fmov s0, w9
; CHECK-i32-NEXT: fmov s1, w8
; CHECK-i32-NEXT: fcvtzs w8, h3
; CHECK-i32-NEXT: fcvtzs w9, h2
; CHECK-i32-NEXT: mov v0.s[1], w11
; CHECK-i32-NEXT: mov v1.s[1], w10
; CHECK-i32-NEXT: mov v0.s[2], w13
; CHECK-i32-NEXT: mov v1.s[2], w12
; CHECK-i32-NEXT: mov v0.s[3], w9
; CHECK-i32-NEXT: mov v1.s[3], w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v8f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: frintx v0.4h, v0.4h
; CHECK-i64-NEXT: frintx v1.4h, v1.4h
; CHECK-i64-NEXT: mov h4, v0.h[2]
; CHECK-i64-NEXT: mov h2, v0.h[1]
; CHECK-i64-NEXT: mov h7, v0.h[3]
; CHECK-i64-NEXT: fcvtzs x8, h0
; CHECK-i64-NEXT: mov h3, v1.h[2]
; CHECK-i64-NEXT: mov h5, v1.h[3]
; CHECK-i64-NEXT: mov h6, v1.h[1]
; CHECK-i64-NEXT: fcvtzs x11, h1
; CHECK-i64-NEXT: fcvtzs x12, h4
; CHECK-i64-NEXT: fcvtzs x9, h2
; CHECK-i64-NEXT: fcvtzs x15, h7
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: fcvtzs x10, h3
; CHECK-i64-NEXT: fcvtzs x13, h5
; CHECK-i64-NEXT: fcvtzs x14, h6
; CHECK-i64-NEXT: fmov d1, x12
; CHECK-i64-NEXT: fmov d2, x11
; CHECK-i64-NEXT: mov v0.d[1], x9
; CHECK-i64-NEXT: fmov d3, x10
; CHECK-i64-NEXT: mov v1.d[1], x15
; CHECK-i64-NEXT: mov v2.d[1], x14
; CHECK-i64-NEXT: mov v3.d[1], x13
; CHECK-i64-NEXT: ret
%a = call <8 x iXLen> @llvm.lrint.v8iXLen.v8f16(<8 x half> %x)
ret <8 x iXLen> %a
}
declare <8 x iXLen> @llvm.lrint.v8iXLen.v8f16(<8 x half>)
define <16 x iXLen> @lrint_v16f16(<16 x half> %x) {
; CHECK-i32-LABEL: lrint_v16f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v1.8h, v1.8h
; CHECK-i32-NEXT: frintx v0.8h, v0.8h
; CHECK-i32-NEXT: mov h3, v1.h[4]
; CHECK-i32-NEXT: mov h2, v1.h[5]
; CHECK-i32-NEXT: mov h5, v0.h[4]
; CHECK-i32-NEXT: mov h4, v1.h[1]
; CHECK-i32-NEXT: mov h6, v0.h[1]
; CHECK-i32-NEXT: fcvtzs w11, h0
; CHECK-i32-NEXT: fcvtzs w14, h1
; CHECK-i32-NEXT: mov h7, v1.h[6]
; CHECK-i32-NEXT: mov h16, v1.h[3]
; CHECK-i32-NEXT: mov h17, v0.h[7]
; CHECK-i32-NEXT: mov h18, v0.h[3]
; CHECK-i32-NEXT: fcvtzs w9, h3
; CHECK-i32-NEXT: mov h3, v0.h[5]
; CHECK-i32-NEXT: fcvtzs w8, h2
; CHECK-i32-NEXT: mov h2, v1.h[2]
; CHECK-i32-NEXT: fcvtzs w12, h5
; CHECK-i32-NEXT: fcvtzs w10, h4
; CHECK-i32-NEXT: mov h4, v0.h[6]
; CHECK-i32-NEXT: mov h5, v0.h[2]
; CHECK-i32-NEXT: fcvtzs w13, h6
; CHECK-i32-NEXT: mov h6, v1.h[7]
; CHECK-i32-NEXT: fmov s0, w11
; CHECK-i32-NEXT: fcvtzs w16, h7
; CHECK-i32-NEXT: fcvtzs w15, h3
; CHECK-i32-NEXT: fmov s3, w9
; CHECK-i32-NEXT: fcvtzs w9, h16
; CHECK-i32-NEXT: fcvtzs w17, h2
; CHECK-i32-NEXT: fmov s1, w12
; CHECK-i32-NEXT: fmov s2, w14
; CHECK-i32-NEXT: fcvtzs w11, h4
; CHECK-i32-NEXT: fcvtzs w18, h5
; CHECK-i32-NEXT: mov v0.s[1], w13
; CHECK-i32-NEXT: mov v3.s[1], w8
; CHECK-i32-NEXT: fcvtzs w8, h6
; CHECK-i32-NEXT: fcvtzs w12, h18
; CHECK-i32-NEXT: mov v1.s[1], w15
; CHECK-i32-NEXT: mov v2.s[1], w10
; CHECK-i32-NEXT: fcvtzs w10, h17
; CHECK-i32-NEXT: mov v0.s[2], w18
; CHECK-i32-NEXT: mov v3.s[2], w16
; CHECK-i32-NEXT: mov v1.s[2], w11
; CHECK-i32-NEXT: mov v2.s[2], w17
; CHECK-i32-NEXT: mov v0.s[3], w12
; CHECK-i32-NEXT: mov v3.s[3], w8
; CHECK-i32-NEXT: mov v1.s[3], w10
; CHECK-i32-NEXT: mov v2.s[3], w9
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v16f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ext v2.16b, v1.16b, v1.16b, #8
; CHECK-i64-NEXT: frintx v1.4h, v1.4h
; CHECK-i64-NEXT: frintx v3.4h, v0.4h
; CHECK-i64-NEXT: ext v0.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: frintx v2.4h, v2.4h
; CHECK-i64-NEXT: mov h4, v1.h[2]
; CHECK-i64-NEXT: mov h5, v3.h[2]
; CHECK-i64-NEXT: frintx v0.4h, v0.4h
; CHECK-i64-NEXT: mov h6, v3.h[1]
; CHECK-i64-NEXT: fcvtzs x9, h3
; CHECK-i64-NEXT: mov h16, v1.h[1]
; CHECK-i64-NEXT: fcvtzs x12, h1
; CHECK-i64-NEXT: mov h3, v3.h[3]
; CHECK-i64-NEXT: mov h17, v1.h[3]
; CHECK-i64-NEXT: mov h7, v2.h[3]
; CHECK-i64-NEXT: fcvtzs x8, h4
; CHECK-i64-NEXT: fcvtzs x10, h5
; CHECK-i64-NEXT: mov h4, v2.h[2]
; CHECK-i64-NEXT: mov h5, v0.h[2]
; CHECK-i64-NEXT: fcvtzs x11, h6
; CHECK-i64-NEXT: mov h6, v0.h[3]
; CHECK-i64-NEXT: fcvtzs x15, h2
; CHECK-i64-NEXT: mov h2, v2.h[1]
; CHECK-i64-NEXT: fcvtzs x14, h0
; CHECK-i64-NEXT: fcvtzs x17, h3
; CHECK-i64-NEXT: fcvtzs x0, h17
; CHECK-i64-NEXT: fcvtzs x13, h7
; CHECK-i64-NEXT: mov h7, v0.h[1]
; CHECK-i64-NEXT: fmov d0, x9
; CHECK-i64-NEXT: fcvtzs x16, h4
; CHECK-i64-NEXT: fcvtzs x9, h5
; CHECK-i64-NEXT: fmov d4, x12
; CHECK-i64-NEXT: fcvtzs x12, h16
; CHECK-i64-NEXT: fmov d1, x10
; CHECK-i64-NEXT: fcvtzs x10, h6
; CHECK-i64-NEXT: fmov d5, x8
; CHECK-i64-NEXT: fcvtzs x8, h2
; CHECK-i64-NEXT: fmov d2, x14
; CHECK-i64-NEXT: fcvtzs x18, h7
; CHECK-i64-NEXT: fmov d6, x15
; CHECK-i64-NEXT: mov v0.d[1], x11
; CHECK-i64-NEXT: fmov d3, x9
; CHECK-i64-NEXT: fmov d7, x16
; CHECK-i64-NEXT: mov v1.d[1], x17
; CHECK-i64-NEXT: mov v4.d[1], x12
; CHECK-i64-NEXT: mov v5.d[1], x0
; CHECK-i64-NEXT: mov v6.d[1], x8
; CHECK-i64-NEXT: mov v2.d[1], x18
; CHECK-i64-NEXT: mov v3.d[1], x10
; CHECK-i64-NEXT: mov v7.d[1], x13
; CHECK-i64-NEXT: ret
%a = call <16 x iXLen> @llvm.lrint.v16iXLen.v16f16(<16 x half> %x)
ret <16 x iXLen> %a
}
declare <16 x iXLen> @llvm.lrint.v16iXLen.v16f16(<16 x half>)
define <32 x iXLen> @lrint_v32f16(<32 x half> %x) {
; CHECK-i32-LABEL: lrint_v32f16:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: stp x26, x25, [sp, #-64]! // 16-byte Folded Spill
; CHECK-i32-NEXT: stp x24, x23, [sp, #16] // 16-byte Folded Spill
; CHECK-i32-NEXT: stp x22, x21, [sp, #32] // 16-byte Folded Spill
; CHECK-i32-NEXT: stp x20, x19, [sp, #48] // 16-byte Folded Spill
; CHECK-i32-NEXT: .cfi_def_cfa_offset 64
; CHECK-i32-NEXT: .cfi_offset w19, -8
; CHECK-i32-NEXT: .cfi_offset w20, -16
; CHECK-i32-NEXT: .cfi_offset w21, -24
; CHECK-i32-NEXT: .cfi_offset w22, -32
; CHECK-i32-NEXT: .cfi_offset w23, -40
; CHECK-i32-NEXT: .cfi_offset w24, -48
; CHECK-i32-NEXT: .cfi_offset w25, -56
; CHECK-i32-NEXT: .cfi_offset w26, -64
; CHECK-i32-NEXT: frintx v3.8h, v3.8h
; CHECK-i32-NEXT: frintx v2.8h, v2.8h
; CHECK-i32-NEXT: frintx v1.8h, v1.8h
; CHECK-i32-NEXT: frintx v0.8h, v0.8h
; CHECK-i32-NEXT: mov h4, v3.h[7]
; CHECK-i32-NEXT: mov h5, v3.h[6]
; CHECK-i32-NEXT: mov h6, v3.h[5]
; CHECK-i32-NEXT: mov h7, v3.h[4]
; CHECK-i32-NEXT: mov h16, v3.h[3]
; CHECK-i32-NEXT: mov h17, v3.h[2]
; CHECK-i32-NEXT: mov h18, v3.h[1]
; CHECK-i32-NEXT: mov h19, v2.h[7]
; CHECK-i32-NEXT: fcvtzs w1, h3
; CHECK-i32-NEXT: mov h3, v1.h[6]
; CHECK-i32-NEXT: fcvtzs w7, h2
; CHECK-i32-NEXT: fcvtzs w22, h0
; CHECK-i32-NEXT: fcvtzs w8, h4
; CHECK-i32-NEXT: mov h4, v2.h[6]
; CHECK-i32-NEXT: fcvtzs w10, h5
; CHECK-i32-NEXT: mov h5, v2.h[5]
; CHECK-i32-NEXT: fcvtzs w12, h6
; CHECK-i32-NEXT: mov h6, v2.h[4]
; CHECK-i32-NEXT: fcvtzs w13, h7
; CHECK-i32-NEXT: mov h7, v2.h[3]
; CHECK-i32-NEXT: fcvtzs w9, h16
; CHECK-i32-NEXT: fcvtzs w11, h17
; CHECK-i32-NEXT: mov h16, v2.h[2]
; CHECK-i32-NEXT: mov h17, v2.h[1]
; CHECK-i32-NEXT: fcvtzs w17, h4
; CHECK-i32-NEXT: mov h4, v1.h[5]
; CHECK-i32-NEXT: mov h2, v0.h[5]
; CHECK-i32-NEXT: fcvtzs w0, h5
; CHECK-i32-NEXT: fcvtzs w3, h6
; CHECK-i32-NEXT: mov h5, v1.h[4]
; CHECK-i32-NEXT: mov h6, v0.h[4]
; CHECK-i32-NEXT: fcvtzs w16, h7
; CHECK-i32-NEXT: mov h7, v0.h[1]
; CHECK-i32-NEXT: fcvtzs w15, h18
; CHECK-i32-NEXT: fcvtzs w2, h3
; CHECK-i32-NEXT: mov h3, v1.h[2]
; CHECK-i32-NEXT: fcvtzs w19, h4
; CHECK-i32-NEXT: mov h4, v1.h[1]
; CHECK-i32-NEXT: mov h18, v0.h[6]
; CHECK-i32-NEXT: fcvtzs w20, h5
; CHECK-i32-NEXT: fcvtzs w23, h2
; CHECK-i32-NEXT: mov h2, v0.h[2]
; CHECK-i32-NEXT: fcvtzs w21, h6
; CHECK-i32-NEXT: fcvtzs w25, h1
; CHECK-i32-NEXT: fcvtzs w4, h17
; CHECK-i32-NEXT: fcvtzs w24, h7
; CHECK-i32-NEXT: fcvtzs w14, h19
; CHECK-i32-NEXT: fcvtzs w18, h16
; CHECK-i32-NEXT: fcvtzs w26, h4
; CHECK-i32-NEXT: mov h16, v1.h[7]
; CHECK-i32-NEXT: mov h17, v1.h[3]
; CHECK-i32-NEXT: fcvtzs w5, h3
; CHECK-i32-NEXT: mov h19, v0.h[7]
; CHECK-i32-NEXT: fcvtzs w6, h18
; CHECK-i32-NEXT: mov h18, v0.h[3]
; CHECK-i32-NEXT: fmov s0, w22
; CHECK-i32-NEXT: fmov s1, w21
; CHECK-i32-NEXT: fcvtzs w21, h2
; CHECK-i32-NEXT: fmov s2, w25
; CHECK-i32-NEXT: fmov s3, w20
; CHECK-i32-NEXT: fmov s4, w7
; CHECK-i32-NEXT: fmov s5, w3
; CHECK-i32-NEXT: fmov s6, w1
; CHECK-i32-NEXT: fmov s7, w13
; CHECK-i32-NEXT: mov v0.s[1], w24
; CHECK-i32-NEXT: mov v1.s[1], w23
; CHECK-i32-NEXT: ldp x24, x23, [sp, #16] // 16-byte Folded Reload
; CHECK-i32-NEXT: mov v2.s[1], w26
; CHECK-i32-NEXT: mov v3.s[1], w19
; CHECK-i32-NEXT: ldp x20, x19, [sp, #48] // 16-byte Folded Reload
; CHECK-i32-NEXT: mov v4.s[1], w4
; CHECK-i32-NEXT: mov v5.s[1], w0
; CHECK-i32-NEXT: mov v6.s[1], w15
; CHECK-i32-NEXT: mov v7.s[1], w12
; CHECK-i32-NEXT: fcvtzs w12, h16
; CHECK-i32-NEXT: fcvtzs w13, h17
; CHECK-i32-NEXT: fcvtzs w15, h19
; CHECK-i32-NEXT: fcvtzs w0, h18
; CHECK-i32-NEXT: mov v0.s[2], w21
; CHECK-i32-NEXT: ldp x22, x21, [sp, #32] // 16-byte Folded Reload
; CHECK-i32-NEXT: mov v1.s[2], w6
; CHECK-i32-NEXT: mov v2.s[2], w5
; CHECK-i32-NEXT: mov v3.s[2], w2
; CHECK-i32-NEXT: mov v4.s[2], w18
; CHECK-i32-NEXT: mov v5.s[2], w17
; CHECK-i32-NEXT: mov v6.s[2], w11
; CHECK-i32-NEXT: mov v7.s[2], w10
; CHECK-i32-NEXT: mov v0.s[3], w0
; CHECK-i32-NEXT: mov v1.s[3], w15
; CHECK-i32-NEXT: mov v2.s[3], w13
; CHECK-i32-NEXT: mov v3.s[3], w12
; CHECK-i32-NEXT: mov v4.s[3], w16
; CHECK-i32-NEXT: mov v5.s[3], w14
; CHECK-i32-NEXT: mov v6.s[3], w9
; CHECK-i32-NEXT: mov v7.s[3], w8
; CHECK-i32-NEXT: ldp x26, x25, [sp], #64 // 16-byte Folded Reload
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v32f16:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: stp x29, x30, [sp, #-16]! // 16-byte Folded Spill
; CHECK-i64-NEXT: sub x9, sp, #272
; CHECK-i64-NEXT: mov x29, sp
; CHECK-i64-NEXT: and sp, x9, #0xffffffffffffffe0
; CHECK-i64-NEXT: .cfi_def_cfa w29, 16
; CHECK-i64-NEXT: .cfi_offset w30, -8
; CHECK-i64-NEXT: .cfi_offset w29, -16
; CHECK-i64-NEXT: frintx v5.4h, v0.4h
; CHECK-i64-NEXT: ext v0.16b, v0.16b, v0.16b, #8
; CHECK-i64-NEXT: ext v4.16b, v1.16b, v1.16b, #8
; CHECK-i64-NEXT: ext v17.16b, v2.16b, v2.16b, #8
; CHECK-i64-NEXT: frintx v1.4h, v1.4h
; CHECK-i64-NEXT: frintx v2.4h, v2.4h
; CHECK-i64-NEXT: ptrue p0.d, vl4
; CHECK-i64-NEXT: mov h6, v5.h[3]
; CHECK-i64-NEXT: frintx v0.4h, v0.4h
; CHECK-i64-NEXT: mov h7, v5.h[2]
; CHECK-i64-NEXT: mov h16, v5.h[1]
; CHECK-i64-NEXT: frintx v4.4h, v4.4h
; CHECK-i64-NEXT: fcvtzs x12, h5
; CHECK-i64-NEXT: ext v5.16b, v3.16b, v3.16b, #8
; CHECK-i64-NEXT: frintx v17.4h, v17.4h
; CHECK-i64-NEXT: frintx v3.4h, v3.4h
; CHECK-i64-NEXT: fcvtzs x9, h6
; CHECK-i64-NEXT: mov h6, v0.h[3]
; CHECK-i64-NEXT: fcvtzs x10, h7
; CHECK-i64-NEXT: mov h7, v0.h[2]
; CHECK-i64-NEXT: fcvtzs x11, h16
; CHECK-i64-NEXT: mov h16, v0.h[1]
; CHECK-i64-NEXT: fcvtzs x13, h6
; CHECK-i64-NEXT: mov h6, v4.h[3]
; CHECK-i64-NEXT: stp x10, x9, [sp, #48]
; CHECK-i64-NEXT: fcvtzs x9, h7
; CHECK-i64-NEXT: mov h7, v4.h[2]
; CHECK-i64-NEXT: fcvtzs x10, h16
; CHECK-i64-NEXT: mov h16, v4.h[1]
; CHECK-i64-NEXT: stp x12, x11, [sp, #32]
; CHECK-i64-NEXT: fcvtzs x11, h0
; CHECK-i64-NEXT: frintx v0.4h, v5.4h
; CHECK-i64-NEXT: mov h5, v17.h[3]
; CHECK-i64-NEXT: fcvtzs x12, h6
; CHECK-i64-NEXT: mov h6, v17.h[2]
; CHECK-i64-NEXT: stp x9, x13, [sp, #16]
; CHECK-i64-NEXT: fcvtzs x13, h7
; CHECK-i64-NEXT: mov h7, v17.h[1]
; CHECK-i64-NEXT: fcvtzs x9, h16
; CHECK-i64-NEXT: stp x11, x10, [sp]
; CHECK-i64-NEXT: fcvtzs x10, h4
; CHECK-i64-NEXT: fcvtzs x11, h5
; CHECK-i64-NEXT: mov h4, v0.h[3]
; CHECK-i64-NEXT: mov h5, v0.h[2]
; CHECK-i64-NEXT: stp x13, x12, [sp, #80]
; CHECK-i64-NEXT: fcvtzs x12, h6
; CHECK-i64-NEXT: fcvtzs x13, h7
; CHECK-i64-NEXT: mov h6, v0.h[1]
; CHECK-i64-NEXT: stp x10, x9, [sp, #64]
; CHECK-i64-NEXT: fcvtzs x9, h17
; CHECK-i64-NEXT: mov h7, v1.h[3]
; CHECK-i64-NEXT: fcvtzs x10, h4
; CHECK-i64-NEXT: mov h4, v1.h[2]
; CHECK-i64-NEXT: stp x12, x11, [sp, #144]
; CHECK-i64-NEXT: fcvtzs x11, h5
; CHECK-i64-NEXT: mov h5, v1.h[1]
; CHECK-i64-NEXT: fcvtzs x12, h6
; CHECK-i64-NEXT: stp x9, x13, [sp, #128]
; CHECK-i64-NEXT: fcvtzs x9, h0
; CHECK-i64-NEXT: fcvtzs x13, h7
; CHECK-i64-NEXT: mov h0, v2.h[3]
; CHECK-i64-NEXT: stp x11, x10, [sp, #208]
; CHECK-i64-NEXT: fcvtzs x10, h4
; CHECK-i64-NEXT: mov h4, v2.h[2]
; CHECK-i64-NEXT: fcvtzs x11, h5
; CHECK-i64-NEXT: mov h5, v2.h[1]
; CHECK-i64-NEXT: stp x9, x12, [sp, #192]
; CHECK-i64-NEXT: fcvtzs x9, h1
; CHECK-i64-NEXT: fcvtzs x12, h0
; CHECK-i64-NEXT: mov h0, v3.h[3]
; CHECK-i64-NEXT: mov h1, v3.h[2]
; CHECK-i64-NEXT: stp x10, x13, [sp, #112]
; CHECK-i64-NEXT: fcvtzs x10, h4
; CHECK-i64-NEXT: mov h4, v3.h[1]
; CHECK-i64-NEXT: fcvtzs x13, h5
; CHECK-i64-NEXT: stp x9, x11, [sp, #96]
; CHECK-i64-NEXT: fcvtzs x9, h2
; CHECK-i64-NEXT: fcvtzs x11, h0
; CHECK-i64-NEXT: stp x10, x12, [sp, #176]
; CHECK-i64-NEXT: fcvtzs x10, h1
; CHECK-i64-NEXT: fcvtzs x12, h4
; CHECK-i64-NEXT: stp x9, x13, [sp, #160]
; CHECK-i64-NEXT: fcvtzs x9, h3
; CHECK-i64-NEXT: stp x10, x11, [sp, #240]
; CHECK-i64-NEXT: add x10, sp, #64
; CHECK-i64-NEXT: stp x9, x12, [sp, #224]
; CHECK-i64-NEXT: add x9, sp, #32
; CHECK-i64-NEXT: ld1d { z0.d }, p0/z, [x9]
; CHECK-i64-NEXT: mov x9, sp
; CHECK-i64-NEXT: ld1d { z2.d }, p0/z, [x10]
; CHECK-i64-NEXT: ld1d { z1.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #224
; CHECK-i64-NEXT: add x10, sp, #128
; CHECK-i64-NEXT: ld1d { z3.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #160
; CHECK-i64-NEXT: ld1d { z4.d }, p0/z, [x10]
; CHECK-i64-NEXT: add x10, sp, #96
; CHECK-i64-NEXT: ld1d { z5.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #192
; CHECK-i64-NEXT: ld1d { z6.d }, p0/z, [x10]
; CHECK-i64-NEXT: mov x10, #24 // =0x18
; CHECK-i64-NEXT: ld1d { z7.d }, p0/z, [x9]
; CHECK-i64-NEXT: mov x9, #16 // =0x10
; CHECK-i64-NEXT: st1d { z3.d }, p0, [x8, x10, lsl #3]
; CHECK-i64-NEXT: st1d { z5.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #8 // =0x8
; CHECK-i64-NEXT: st1d { z6.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #28 // =0x1c
; CHECK-i64-NEXT: st1d { z7.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #20 // =0x14
; CHECK-i64-NEXT: st1d { z4.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #12 // =0xc
; CHECK-i64-NEXT: st1d { z2.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #4 // =0x4
; CHECK-i64-NEXT: st1d { z1.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: st1d { z0.d }, p0, [x8]
; CHECK-i64-NEXT: mov sp, x29
; CHECK-i64-NEXT: ldp x29, x30, [sp], #16 // 16-byte Folded Reload
; CHECK-i64-NEXT: ret
%a = call <32 x iXLen> @llvm.lrint.v32iXLen.v32f16(<32 x half> %x)
ret <32 x iXLen> %a
}
declare <32 x iXLen> @llvm.lrint.v32iXLen.v32f16(<32 x half>)
define <1 x iXLen> @lrint_v1f32(<1 x float> %x) {
; CHECK-i32-LABEL: lrint_v1f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.2s, v0.2s
; CHECK-i32-NEXT: fcvtzs v0.2s, v0.2s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v1f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-i64-NEXT: frintx s0, s0
; CHECK-i64-NEXT: fcvtzs x8, s0
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: ret
%a = call <1 x iXLen> @llvm.lrint.v1iXLen.v1f32(<1 x float> %x)
ret <1 x iXLen> %a
}
declare <1 x iXLen> @llvm.lrint.v1iXLen.v1f32(<1 x float>)
define <2 x iXLen> @lrint_v2f32(<2 x float> %x) {
; CHECK-i32-LABEL: lrint_v2f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.2s, v0.2s
; CHECK-i32-NEXT: fcvtzs v0.2s, v0.2s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v2f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.2s, v0.2s
; CHECK-i64-NEXT: fcvtl v0.2d, v0.2s
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: ret
%a = call <2 x iXLen> @llvm.lrint.v2iXLen.v2f32(<2 x float> %x)
ret <2 x iXLen> %a
}
declare <2 x iXLen> @llvm.lrint.v2iXLen.v2f32(<2 x float>)
define <4 x iXLen> @lrint_v4f32(<4 x float> %x) {
; CHECK-i32-LABEL: lrint_v4f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.4s, v0.4s
; CHECK-i32-NEXT: fcvtzs v0.4s, v0.4s
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v4f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.4s, v0.4s
; CHECK-i64-NEXT: mov s1, v0.s[2]
; CHECK-i64-NEXT: mov s2, v0.s[3]
; CHECK-i64-NEXT: mov s3, v0.s[1]
; CHECK-i64-NEXT: fcvtzs x9, s0
; CHECK-i64-NEXT: fcvtzs x8, s1
; CHECK-i64-NEXT: fcvtzs x10, s2
; CHECK-i64-NEXT: fcvtzs x11, s3
; CHECK-i64-NEXT: fmov d0, x9
; CHECK-i64-NEXT: fmov d1, x8
; CHECK-i64-NEXT: mov v0.d[1], x11
; CHECK-i64-NEXT: mov v1.d[1], x10
; CHECK-i64-NEXT: ret
%a = call <4 x iXLen> @llvm.lrint.v4iXLen.v4f32(<4 x float> %x)
ret <4 x iXLen> %a
}
declare <4 x iXLen> @llvm.lrint.v4iXLen.v4f32(<4 x float>)
define <8 x iXLen> @lrint_v8f32(<8 x float> %x) {
; CHECK-i32-LABEL: lrint_v8f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ptrue p0.d, vl2
; CHECK-i32-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i32-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i32-NEXT: splice z0.d, p0, z0.d, z1.d
; CHECK-i32-NEXT: ptrue p0.s, vl8
; CHECK-i32-NEXT: movprfx z2, z0
; CHECK-i32-NEXT: frintx z2.s, p0/m, z0.s
; CHECK-i32-NEXT: mov z0.s, z2.s[4]
; CHECK-i32-NEXT: mov z1.s, z2.s[5]
; CHECK-i32-NEXT: mov z3.s, z2.s[1]
; CHECK-i32-NEXT: fcvtzs w9, s2
; CHECK-i32-NEXT: fcvtzs w8, s0
; CHECK-i32-NEXT: mov z0.s, z2.s[6]
; CHECK-i32-NEXT: fcvtzs w10, s1
; CHECK-i32-NEXT: mov z1.s, z2.s[2]
; CHECK-i32-NEXT: fcvtzs w11, s3
; CHECK-i32-NEXT: mov z3.s, z2.s[7]
; CHECK-i32-NEXT: mov z2.s, z2.s[3]
; CHECK-i32-NEXT: fcvtzs w12, s0
; CHECK-i32-NEXT: fmov s0, w9
; CHECK-i32-NEXT: fcvtzs w13, s1
; CHECK-i32-NEXT: fmov s1, w8
; CHECK-i32-NEXT: fcvtzs w8, s3
; CHECK-i32-NEXT: fcvtzs w9, s2
; CHECK-i32-NEXT: mov v0.s[1], w11
; CHECK-i32-NEXT: mov v1.s[1], w10
; CHECK-i32-NEXT: mov v0.s[2], w13
; CHECK-i32-NEXT: mov v1.s[2], w12
; CHECK-i32-NEXT: mov v0.s[3], w9
; CHECK-i32-NEXT: mov v1.s[3], w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v8f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.4s, v0.4s
; CHECK-i64-NEXT: frintx v1.4s, v1.4s
; CHECK-i64-NEXT: mov s3, v1.s[2]
; CHECK-i64-NEXT: mov s4, v0.s[2]
; CHECK-i64-NEXT: mov s2, v0.s[1]
; CHECK-i64-NEXT: mov s5, v1.s[3]
; CHECK-i64-NEXT: mov s6, v1.s[1]
; CHECK-i64-NEXT: mov s7, v0.s[3]
; CHECK-i64-NEXT: fcvtzs x8, s0
; CHECK-i64-NEXT: fcvtzs x10, s1
; CHECK-i64-NEXT: fcvtzs x11, s3
; CHECK-i64-NEXT: fcvtzs x12, s4
; CHECK-i64-NEXT: fcvtzs x9, s2
; CHECK-i64-NEXT: fcvtzs x13, s5
; CHECK-i64-NEXT: fcvtzs x14, s6
; CHECK-i64-NEXT: fcvtzs x15, s7
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: fmov d2, x10
; CHECK-i64-NEXT: fmov d1, x12
; CHECK-i64-NEXT: fmov d3, x11
; CHECK-i64-NEXT: mov v0.d[1], x9
; CHECK-i64-NEXT: mov v2.d[1], x14
; CHECK-i64-NEXT: mov v1.d[1], x15
; CHECK-i64-NEXT: mov v3.d[1], x13
; CHECK-i64-NEXT: ret
%a = call <8 x iXLen> @llvm.lrint.v8iXLen.v8f32(<8 x float> %x)
ret <8 x iXLen> %a
}
declare <8 x iXLen> @llvm.lrint.v8iXLen.v8f32(<8 x float>)
define <16 x iXLen> @lrint_v16f32(<16 x float> %x) {
; CHECK-i32-LABEL: lrint_v16f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ptrue p0.d, vl2
; CHECK-i32-NEXT: // kill: def $q2 killed $q2 def $z2
; CHECK-i32-NEXT: // kill: def $q3 killed $q3 def $z3
; CHECK-i32-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i32-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i32-NEXT: splice z2.d, p0, z2.d, z3.d
; CHECK-i32-NEXT: splice z0.d, p0, z0.d, z1.d
; CHECK-i32-NEXT: ptrue p0.s, vl8
; CHECK-i32-NEXT: movprfx z1, z2
; CHECK-i32-NEXT: frintx z1.s, p0/m, z2.s
; CHECK-i32-NEXT: frintx z0.s, p0/m, z0.s
; CHECK-i32-NEXT: mov z2.s, z1.s[5]
; CHECK-i32-NEXT: mov z3.s, z1.s[4]
; CHECK-i32-NEXT: mov z5.s, z0.s[5]
; CHECK-i32-NEXT: mov z7.s, z0.s[1]
; CHECK-i32-NEXT: fcvtzs w11, s0
; CHECK-i32-NEXT: fcvtzs w13, s1
; CHECK-i32-NEXT: mov z4.s, z1.s[7]
; CHECK-i32-NEXT: mov z6.s, z1.s[6]
; CHECK-i32-NEXT: mov z16.s, z0.s[7]
; CHECK-i32-NEXT: fcvtzs w8, s2
; CHECK-i32-NEXT: mov z2.s, z0.s[4]
; CHECK-i32-NEXT: fcvtzs w9, s3
; CHECK-i32-NEXT: mov z3.s, z1.s[1]
; CHECK-i32-NEXT: fcvtzs w10, s5
; CHECK-i32-NEXT: fcvtzs w12, s7
; CHECK-i32-NEXT: mov z5.s, z0.s[6]
; CHECK-i32-NEXT: mov z7.s, z1.s[2]
; CHECK-i32-NEXT: mov z17.s, z1.s[3]
; CHECK-i32-NEXT: fcvtzs w14, s2
; CHECK-i32-NEXT: mov z2.s, z0.s[2]
; CHECK-i32-NEXT: mov z18.s, z0.s[3]
; CHECK-i32-NEXT: fcvtzs w15, s3
; CHECK-i32-NEXT: fmov s0, w11
; CHECK-i32-NEXT: fmov s3, w9
; CHECK-i32-NEXT: fcvtzs w16, s6
; CHECK-i32-NEXT: fcvtzs w17, s5
; CHECK-i32-NEXT: fcvtzs w11, s7
; CHECK-i32-NEXT: fcvtzs w18, s2
; CHECK-i32-NEXT: fmov s2, w13
; CHECK-i32-NEXT: fcvtzs w9, s16
; CHECK-i32-NEXT: fmov s1, w14
; CHECK-i32-NEXT: mov v0.s[1], w12
; CHECK-i32-NEXT: mov v3.s[1], w8
; CHECK-i32-NEXT: fcvtzs w8, s4
; CHECK-i32-NEXT: fcvtzs w12, s18
; CHECK-i32-NEXT: mov v2.s[1], w15
; CHECK-i32-NEXT: mov v1.s[1], w10
; CHECK-i32-NEXT: fcvtzs w10, s17
; CHECK-i32-NEXT: mov v0.s[2], w18
; CHECK-i32-NEXT: mov v3.s[2], w16
; CHECK-i32-NEXT: mov v2.s[2], w11
; CHECK-i32-NEXT: mov v1.s[2], w17
; CHECK-i32-NEXT: mov v0.s[3], w12
; CHECK-i32-NEXT: mov v3.s[3], w8
; CHECK-i32-NEXT: mov v2.s[3], w10
; CHECK-i32-NEXT: mov v1.s[3], w9
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v16f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v3.4s, v3.4s
; CHECK-i64-NEXT: frintx v2.4s, v2.4s
; CHECK-i64-NEXT: frintx v1.4s, v1.4s
; CHECK-i64-NEXT: frintx v0.4s, v0.4s
; CHECK-i64-NEXT: mov s4, v3.s[2]
; CHECK-i64-NEXT: mov s5, v2.s[2]
; CHECK-i64-NEXT: mov s6, v1.s[2]
; CHECK-i64-NEXT: mov s7, v0.s[2]
; CHECK-i64-NEXT: fcvtzs x10, s1
; CHECK-i64-NEXT: fcvtzs x11, s0
; CHECK-i64-NEXT: mov s16, v0.s[1]
; CHECK-i64-NEXT: mov s17, v1.s[1]
; CHECK-i64-NEXT: mov s18, v3.s[1]
; CHECK-i64-NEXT: fcvtzs x14, s3
; CHECK-i64-NEXT: fcvtzs x16, s2
; CHECK-i64-NEXT: fcvtzs x8, s4
; CHECK-i64-NEXT: mov s4, v2.s[1]
; CHECK-i64-NEXT: fcvtzs x9, s5
; CHECK-i64-NEXT: mov s5, v1.s[3]
; CHECK-i64-NEXT: fcvtzs x12, s6
; CHECK-i64-NEXT: mov s6, v0.s[3]
; CHECK-i64-NEXT: fcvtzs x13, s7
; CHECK-i64-NEXT: mov s7, v3.s[3]
; CHECK-i64-NEXT: fmov d0, x11
; CHECK-i64-NEXT: fcvtzs x17, s16
; CHECK-i64-NEXT: fcvtzs x18, s18
; CHECK-i64-NEXT: fcvtzs x15, s4
; CHECK-i64-NEXT: mov s4, v2.s[3]
; CHECK-i64-NEXT: fmov d2, x10
; CHECK-i64-NEXT: fcvtzs x11, s5
; CHECK-i64-NEXT: fcvtzs x10, s6
; CHECK-i64-NEXT: fmov d3, x12
; CHECK-i64-NEXT: fmov d1, x13
; CHECK-i64-NEXT: fcvtzs x12, s17
; CHECK-i64-NEXT: fcvtzs x13, s7
; CHECK-i64-NEXT: fmov d5, x9
; CHECK-i64-NEXT: fmov d6, x14
; CHECK-i64-NEXT: fmov d7, x8
; CHECK-i64-NEXT: fcvtzs x0, s4
; CHECK-i64-NEXT: fmov d4, x16
; CHECK-i64-NEXT: mov v0.d[1], x17
; CHECK-i64-NEXT: mov v1.d[1], x10
; CHECK-i64-NEXT: mov v3.d[1], x11
; CHECK-i64-NEXT: mov v2.d[1], x12
; CHECK-i64-NEXT: mov v6.d[1], x18
; CHECK-i64-NEXT: mov v7.d[1], x13
; CHECK-i64-NEXT: mov v4.d[1], x15
; CHECK-i64-NEXT: mov v5.d[1], x0
; CHECK-i64-NEXT: ret
%a = call <16 x iXLen> @llvm.lrint.v16iXLen.v16f32(<16 x float> %x)
ret <16 x iXLen> %a
}
declare <16 x iXLen> @llvm.lrint.v16iXLen.v16f32(<16 x float>)
define <32 x iXLen> @lrint_v32f32(<32 x float> %x) {
; CHECK-i32-LABEL: lrint_v32f32:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: str x27, [sp, #-80]! // 8-byte Folded Spill
; CHECK-i32-NEXT: stp x26, x25, [sp, #16] // 16-byte Folded Spill
; CHECK-i32-NEXT: stp x24, x23, [sp, #32] // 16-byte Folded Spill
; CHECK-i32-NEXT: stp x22, x21, [sp, #48] // 16-byte Folded Spill
; CHECK-i32-NEXT: stp x20, x19, [sp, #64] // 16-byte Folded Spill
; CHECK-i32-NEXT: .cfi_def_cfa_offset 80
; CHECK-i32-NEXT: .cfi_offset w19, -8
; CHECK-i32-NEXT: .cfi_offset w20, -16
; CHECK-i32-NEXT: .cfi_offset w21, -24
; CHECK-i32-NEXT: .cfi_offset w22, -32
; CHECK-i32-NEXT: .cfi_offset w23, -40
; CHECK-i32-NEXT: .cfi_offset w24, -48
; CHECK-i32-NEXT: .cfi_offset w25, -56
; CHECK-i32-NEXT: .cfi_offset w26, -64
; CHECK-i32-NEXT: .cfi_offset w27, -80
; CHECK-i32-NEXT: ptrue p1.d, vl2
; CHECK-i32-NEXT: // kill: def $q6 killed $q6 def $z6
; CHECK-i32-NEXT: // kill: def $q7 killed $q7 def $z7
; CHECK-i32-NEXT: // kill: def $q2 killed $q2 def $z2
; CHECK-i32-NEXT: // kill: def $q4 killed $q4 def $z4
; CHECK-i32-NEXT: // kill: def $q3 killed $q3 def $z3
; CHECK-i32-NEXT: // kill: def $q5 killed $q5 def $z5
; CHECK-i32-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i32-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i32-NEXT: ptrue p0.s, vl8
; CHECK-i32-NEXT: splice z6.d, p1, z6.d, z7.d
; CHECK-i32-NEXT: splice z2.d, p1, z2.d, z3.d
; CHECK-i32-NEXT: splice z4.d, p1, z4.d, z5.d
; CHECK-i32-NEXT: splice z0.d, p1, z0.d, z1.d
; CHECK-i32-NEXT: movprfx z3, z6
; CHECK-i32-NEXT: frintx z3.s, p0/m, z6.s
; CHECK-i32-NEXT: frintx z2.s, p0/m, z2.s
; CHECK-i32-NEXT: movprfx z1, z4
; CHECK-i32-NEXT: frintx z1.s, p0/m, z4.s
; CHECK-i32-NEXT: frintx z0.s, p0/m, z0.s
; CHECK-i32-NEXT: mov z4.s, z3.s[7]
; CHECK-i32-NEXT: mov z5.s, z3.s[6]
; CHECK-i32-NEXT: mov z6.s, z3.s[5]
; CHECK-i32-NEXT: mov z16.s, z1.s[7]
; CHECK-i32-NEXT: mov z7.s, z3.s[4]
; CHECK-i32-NEXT: mov z17.s, z1.s[6]
; CHECK-i32-NEXT: mov z18.s, z1.s[5]
; CHECK-i32-NEXT: mov z19.s, z1.s[4]
; CHECK-i32-NEXT: fcvtzs w7, s3
; CHECK-i32-NEXT: fcvtzs w8, s4
; CHECK-i32-NEXT: mov z4.s, z2.s[7]
; CHECK-i32-NEXT: fcvtzs w10, s5
; CHECK-i32-NEXT: mov z5.s, z2.s[6]
; CHECK-i32-NEXT: fcvtzs w13, s6
; CHECK-i32-NEXT: fcvtzs w9, s16
; CHECK-i32-NEXT: mov z6.s, z2.s[4]
; CHECK-i32-NEXT: mov z16.s, z0.s[6]
; CHECK-i32-NEXT: fcvtzs w14, s7
; CHECK-i32-NEXT: fcvtzs w11, s4
; CHECK-i32-NEXT: mov z4.s, z2.s[5]
; CHECK-i32-NEXT: mov z7.s, z0.s[7]
; CHECK-i32-NEXT: fcvtzs w16, s5
; CHECK-i32-NEXT: mov z5.s, z0.s[4]
; CHECK-i32-NEXT: fcvtzs w12, s17
; CHECK-i32-NEXT: fcvtzs w15, s18
; CHECK-i32-NEXT: fcvtzs w17, s19
; CHECK-i32-NEXT: mov z17.s, z0.s[5]
; CHECK-i32-NEXT: fcvtzs w3, s4
; CHECK-i32-NEXT: mov z4.s, z3.s[1]
; CHECK-i32-NEXT: mov z18.s, z3.s[2]
; CHECK-i32-NEXT: fcvtzs w4, s6
; CHECK-i32-NEXT: fcvtzs w0, s16
; CHECK-i32-NEXT: fcvtzs w6, s5
; CHECK-i32-NEXT: mov z16.s, z3.s[3]
; CHECK-i32-NEXT: mov z3.s, z0.s[1]
; CHECK-i32-NEXT: mov z5.s, z1.s[1]
; CHECK-i32-NEXT: mov z6.s, z2.s[1]
; CHECK-i32-NEXT: fcvtzs w21, s1
; CHECK-i32-NEXT: fcvtzs w22, s0
; CHECK-i32-NEXT: fcvtzs w23, s2
; CHECK-i32-NEXT: fcvtzs w18, s7
; CHECK-i32-NEXT: fcvtzs w2, s4
; CHECK-i32-NEXT: mov z4.s, z1.s[2]
; CHECK-i32-NEXT: mov z7.s, z2.s[2]
; CHECK-i32-NEXT: fcvtzs w5, s17
; CHECK-i32-NEXT: fcvtzs w24, s3
; CHECK-i32-NEXT: fcvtzs w25, s5
; CHECK-i32-NEXT: fcvtzs w26, s6
; CHECK-i32-NEXT: fcvtzs w1, s18
; CHECK-i32-NEXT: mov z18.s, z0.s[2]
; CHECK-i32-NEXT: mov z17.s, z1.s[3]
; CHECK-i32-NEXT: fcvtzs w19, s4
; CHECK-i32-NEXT: mov z19.s, z2.s[3]
; CHECK-i32-NEXT: fcvtzs w20, s7
; CHECK-i32-NEXT: mov z20.s, z0.s[3]
; CHECK-i32-NEXT: fmov s0, w22
; CHECK-i32-NEXT: fmov s2, w23
; CHECK-i32-NEXT: fmov s4, w21
; CHECK-i32-NEXT: ldp x22, x21, [sp, #48] // 16-byte Folded Reload
; CHECK-i32-NEXT: fmov s1, w6
; CHECK-i32-NEXT: fmov s6, w7
; CHECK-i32-NEXT: fmov s3, w4
; CHECK-i32-NEXT: fmov s5, w17
; CHECK-i32-NEXT: fmov s7, w14
; CHECK-i32-NEXT: fcvtzs w27, s18
; CHECK-i32-NEXT: mov v0.s[1], w24
; CHECK-i32-NEXT: ldp x24, x23, [sp, #32] // 16-byte Folded Reload
; CHECK-i32-NEXT: mov v2.s[1], w26
; CHECK-i32-NEXT: mov v4.s[1], w25
; CHECK-i32-NEXT: mov v1.s[1], w5
; CHECK-i32-NEXT: ldp x26, x25, [sp, #16] // 16-byte Folded Reload
; CHECK-i32-NEXT: mov v3.s[1], w3
; CHECK-i32-NEXT: mov v6.s[1], w2
; CHECK-i32-NEXT: mov v5.s[1], w15
; CHECK-i32-NEXT: mov v7.s[1], w13
; CHECK-i32-NEXT: fcvtzs w13, s16
; CHECK-i32-NEXT: fcvtzs w14, s17
; CHECK-i32-NEXT: fcvtzs w15, s19
; CHECK-i32-NEXT: fcvtzs w17, s20
; CHECK-i32-NEXT: mov v0.s[2], w27
; CHECK-i32-NEXT: mov v1.s[2], w0
; CHECK-i32-NEXT: mov v2.s[2], w20
; CHECK-i32-NEXT: mov v4.s[2], w19
; CHECK-i32-NEXT: mov v3.s[2], w16
; CHECK-i32-NEXT: ldp x20, x19, [sp, #64] // 16-byte Folded Reload
; CHECK-i32-NEXT: mov v6.s[2], w1
; CHECK-i32-NEXT: mov v5.s[2], w12
; CHECK-i32-NEXT: mov v7.s[2], w10
; CHECK-i32-NEXT: mov v0.s[3], w17
; CHECK-i32-NEXT: mov v1.s[3], w18
; CHECK-i32-NEXT: mov v2.s[3], w15
; CHECK-i32-NEXT: mov v4.s[3], w14
; CHECK-i32-NEXT: mov v3.s[3], w11
; CHECK-i32-NEXT: mov v6.s[3], w13
; CHECK-i32-NEXT: mov v5.s[3], w9
; CHECK-i32-NEXT: mov v7.s[3], w8
; CHECK-i32-NEXT: ldr x27, [sp], #80 // 8-byte Folded Reload
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v32f32:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: stp x29, x30, [sp, #-16]! // 16-byte Folded Spill
; CHECK-i64-NEXT: sub x9, sp, #272
; CHECK-i64-NEXT: mov x29, sp
; CHECK-i64-NEXT: and sp, x9, #0xffffffffffffffe0
; CHECK-i64-NEXT: .cfi_def_cfa w29, 16
; CHECK-i64-NEXT: .cfi_offset w30, -8
; CHECK-i64-NEXT: .cfi_offset w29, -16
; CHECK-i64-NEXT: frintx v0.4s, v0.4s
; CHECK-i64-NEXT: frintx v1.4s, v1.4s
; CHECK-i64-NEXT: frintx v2.4s, v2.4s
; CHECK-i64-NEXT: ptrue p0.d, vl4
; CHECK-i64-NEXT: mov s16, v0.s[3]
; CHECK-i64-NEXT: mov s17, v0.s[2]
; CHECK-i64-NEXT: mov s18, v0.s[1]
; CHECK-i64-NEXT: fcvtzs x12, s0
; CHECK-i64-NEXT: frintx v0.4s, v3.4s
; CHECK-i64-NEXT: mov s3, v2.s[3]
; CHECK-i64-NEXT: fcvtzs x9, s16
; CHECK-i64-NEXT: mov s16, v1.s[3]
; CHECK-i64-NEXT: fcvtzs x10, s17
; CHECK-i64-NEXT: mov s17, v1.s[2]
; CHECK-i64-NEXT: fcvtzs x11, s18
; CHECK-i64-NEXT: mov s18, v1.s[1]
; CHECK-i64-NEXT: fcvtzs x13, s16
; CHECK-i64-NEXT: stp x10, x9, [sp, #16]
; CHECK-i64-NEXT: mov s16, v2.s[2]
; CHECK-i64-NEXT: fcvtzs x9, s17
; CHECK-i64-NEXT: fcvtzs x10, s18
; CHECK-i64-NEXT: mov s17, v2.s[1]
; CHECK-i64-NEXT: stp x12, x11, [sp]
; CHECK-i64-NEXT: fcvtzs x11, s1
; CHECK-i64-NEXT: frintx v1.4s, v4.4s
; CHECK-i64-NEXT: fcvtzs x12, s3
; CHECK-i64-NEXT: mov s3, v0.s[3]
; CHECK-i64-NEXT: mov s4, v0.s[2]
; CHECK-i64-NEXT: stp x9, x13, [sp, #48]
; CHECK-i64-NEXT: fcvtzs x13, s16
; CHECK-i64-NEXT: fcvtzs x9, s17
; CHECK-i64-NEXT: mov s16, v0.s[1]
; CHECK-i64-NEXT: stp x11, x10, [sp, #32]
; CHECK-i64-NEXT: fcvtzs x10, s2
; CHECK-i64-NEXT: frintx v2.4s, v5.4s
; CHECK-i64-NEXT: fcvtzs x11, s3
; CHECK-i64-NEXT: mov s3, v1.s[3]
; CHECK-i64-NEXT: mov s5, v1.s[1]
; CHECK-i64-NEXT: stp x13, x12, [sp, #80]
; CHECK-i64-NEXT: fcvtzs x12, s4
; CHECK-i64-NEXT: mov s4, v1.s[2]
; CHECK-i64-NEXT: fcvtzs x13, s16
; CHECK-i64-NEXT: stp x10, x9, [sp, #64]
; CHECK-i64-NEXT: fcvtzs x9, s0
; CHECK-i64-NEXT: mov s0, v2.s[3]
; CHECK-i64-NEXT: fcvtzs x10, s3
; CHECK-i64-NEXT: frintx v3.4s, v6.4s
; CHECK-i64-NEXT: stp x12, x11, [sp, #112]
; CHECK-i64-NEXT: fcvtzs x11, s4
; CHECK-i64-NEXT: mov s4, v2.s[2]
; CHECK-i64-NEXT: fcvtzs x12, s5
; CHECK-i64-NEXT: mov s5, v2.s[1]
; CHECK-i64-NEXT: stp x9, x13, [sp, #96]
; CHECK-i64-NEXT: fcvtzs x9, s1
; CHECK-i64-NEXT: fcvtzs x13, s0
; CHECK-i64-NEXT: mov s0, v3.s[3]
; CHECK-i64-NEXT: frintx v1.4s, v7.4s
; CHECK-i64-NEXT: stp x11, x10, [sp, #144]
; CHECK-i64-NEXT: fcvtzs x10, s4
; CHECK-i64-NEXT: mov s4, v3.s[2]
; CHECK-i64-NEXT: fcvtzs x11, s5
; CHECK-i64-NEXT: mov s5, v3.s[1]
; CHECK-i64-NEXT: stp x9, x12, [sp, #128]
; CHECK-i64-NEXT: fcvtzs x9, s2
; CHECK-i64-NEXT: fcvtzs x12, s0
; CHECK-i64-NEXT: mov s0, v1.s[3]
; CHECK-i64-NEXT: mov s2, v1.s[2]
; CHECK-i64-NEXT: stp x10, x13, [sp, #176]
; CHECK-i64-NEXT: fcvtzs x10, s4
; CHECK-i64-NEXT: mov s4, v1.s[1]
; CHECK-i64-NEXT: fcvtzs x13, s5
; CHECK-i64-NEXT: stp x9, x11, [sp, #160]
; CHECK-i64-NEXT: fcvtzs x9, s3
; CHECK-i64-NEXT: fcvtzs x11, s0
; CHECK-i64-NEXT: stp x10, x12, [sp, #208]
; CHECK-i64-NEXT: fcvtzs x10, s2
; CHECK-i64-NEXT: fcvtzs x12, s4
; CHECK-i64-NEXT: stp x9, x13, [sp, #192]
; CHECK-i64-NEXT: fcvtzs x9, s1
; CHECK-i64-NEXT: stp x10, x11, [sp, #240]
; CHECK-i64-NEXT: add x10, sp, #64
; CHECK-i64-NEXT: stp x9, x12, [sp, #224]
; CHECK-i64-NEXT: mov x9, sp
; CHECK-i64-NEXT: ld1d { z0.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #32
; CHECK-i64-NEXT: ld1d { z2.d }, p0/z, [x10]
; CHECK-i64-NEXT: ld1d { z1.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #224
; CHECK-i64-NEXT: add x10, sp, #96
; CHECK-i64-NEXT: ld1d { z3.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #192
; CHECK-i64-NEXT: ld1d { z4.d }, p0/z, [x10]
; CHECK-i64-NEXT: add x10, sp, #160
; CHECK-i64-NEXT: ld1d { z5.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #128
; CHECK-i64-NEXT: ld1d { z6.d }, p0/z, [x10]
; CHECK-i64-NEXT: mov x10, #28 // =0x1c
; CHECK-i64-NEXT: ld1d { z7.d }, p0/z, [x9]
; CHECK-i64-NEXT: mov x9, #24 // =0x18
; CHECK-i64-NEXT: st1d { z3.d }, p0, [x8, x10, lsl #3]
; CHECK-i64-NEXT: st1d { z5.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #20 // =0x14
; CHECK-i64-NEXT: st1d { z6.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #16 // =0x10
; CHECK-i64-NEXT: st1d { z7.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #12 // =0xc
; CHECK-i64-NEXT: st1d { z4.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #8 // =0x8
; CHECK-i64-NEXT: st1d { z2.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #4 // =0x4
; CHECK-i64-NEXT: st1d { z1.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: st1d { z0.d }, p0, [x8]
; CHECK-i64-NEXT: mov sp, x29
; CHECK-i64-NEXT: ldp x29, x30, [sp], #16 // 16-byte Folded Reload
; CHECK-i64-NEXT: ret
%a = call <32 x iXLen> @llvm.lrint.v32iXLen.v32f32(<32 x float> %x)
ret <32 x iXLen> %a
}
declare <32 x iXLen> @llvm.lrint.v32iXLen.v32f32(<32 x float>)
define <1 x iXLen> @lrint_v1f64(<1 x double> %x) {
; CHECK-i32-LABEL: lrint_v1f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx d0, d0
; CHECK-i32-NEXT: fcvtzs w8, d0
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v1f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx d0, d0
; CHECK-i64-NEXT: fcvtzs x8, d0
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: ret
%a = call <1 x iXLen> @llvm.lrint.v1iXLen.v1f64(<1 x double> %x)
ret <1 x iXLen> %a
}
declare <1 x iXLen> @llvm.lrint.v1iXLen.v1f64(<1 x double>)
define <2 x iXLen> @lrint_v2f64(<2 x double> %x) {
; CHECK-i32-LABEL: lrint_v2f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: frintx v0.2d, v0.2d
; CHECK-i32-NEXT: mov d1, v0.d[1]
; CHECK-i32-NEXT: fcvtzs w8, d0
; CHECK-i32-NEXT: fcvtzs w9, d1
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: mov v0.s[1], w9
; CHECK-i32-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v2f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: frintx v0.2d, v0.2d
; CHECK-i64-NEXT: fcvtzs v0.2d, v0.2d
; CHECK-i64-NEXT: ret
%a = call <2 x iXLen> @llvm.lrint.v2iXLen.v2f64(<2 x double> %x)
ret <2 x iXLen> %a
}
declare <2 x iXLen> @llvm.lrint.v2iXLen.v2f64(<2 x double>)
define <4 x iXLen> @lrint_v4f64(<4 x double> %x) {
; CHECK-i32-LABEL: lrint_v4f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ptrue p0.d, vl2
; CHECK-i32-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i32-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i32-NEXT: splice z0.d, p0, z0.d, z1.d
; CHECK-i32-NEXT: ptrue p0.d, vl4
; CHECK-i32-NEXT: movprfx z1, z0
; CHECK-i32-NEXT: frintx z1.d, p0/m, z0.d
; CHECK-i32-NEXT: mov z0.d, z1.d[1]
; CHECK-i32-NEXT: fcvtzs w8, d1
; CHECK-i32-NEXT: mov z2.d, z1.d[2]
; CHECK-i32-NEXT: mov z1.d, z1.d[3]
; CHECK-i32-NEXT: fcvtzs w9, d0
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: fcvtzs w8, d2
; CHECK-i32-NEXT: mov v0.s[1], w9
; CHECK-i32-NEXT: mov v0.s[2], w8
; CHECK-i32-NEXT: fcvtzs w8, d1
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v4f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ptrue p0.d, vl2
; CHECK-i64-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i64-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i64-NEXT: splice z0.d, p0, z0.d, z1.d
; CHECK-i64-NEXT: ptrue p0.d, vl4
; CHECK-i64-NEXT: frintx z0.d, p0/m, z0.d
; CHECK-i64-NEXT: mov z1.d, z0.d[2]
; CHECK-i64-NEXT: mov z2.d, z0.d[3]
; CHECK-i64-NEXT: mov z3.d, z0.d[1]
; CHECK-i64-NEXT: fcvtzs x9, d0
; CHECK-i64-NEXT: fcvtzs x8, d1
; CHECK-i64-NEXT: fcvtzs x10, d2
; CHECK-i64-NEXT: fcvtzs x11, d3
; CHECK-i64-NEXT: fmov d0, x9
; CHECK-i64-NEXT: fmov d1, x8
; CHECK-i64-NEXT: mov v0.d[1], x11
; CHECK-i64-NEXT: mov v1.d[1], x10
; CHECK-i64-NEXT: ret
%a = call <4 x iXLen> @llvm.lrint.v4iXLen.v4f64(<4 x double> %x)
ret <4 x iXLen> %a
}
declare <4 x iXLen> @llvm.lrint.v4iXLen.v4f64(<4 x double>)
define <8 x iXLen> @lrint_v8f64(<8 x double> %x) {
; CHECK-i32-LABEL: lrint_v8f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ptrue p0.d, vl2
; CHECK-i32-NEXT: // kill: def $q2 killed $q2 def $z2
; CHECK-i32-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i32-NEXT: // kill: def $q3 killed $q3 def $z3
; CHECK-i32-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i32-NEXT: splice z0.d, p0, z0.d, z1.d
; CHECK-i32-NEXT: splice z2.d, p0, z2.d, z3.d
; CHECK-i32-NEXT: ptrue p0.d, vl4
; CHECK-i32-NEXT: movprfx z3, z0
; CHECK-i32-NEXT: frintx z3.d, p0/m, z0.d
; CHECK-i32-NEXT: frintx z2.d, p0/m, z2.d
; CHECK-i32-NEXT: mov z0.d, z3.d[1]
; CHECK-i32-NEXT: mov z1.d, z2.d[1]
; CHECK-i32-NEXT: fcvtzs w8, d3
; CHECK-i32-NEXT: fcvtzs w9, d2
; CHECK-i32-NEXT: mov z4.d, z3.d[2]
; CHECK-i32-NEXT: mov z5.d, z2.d[2]
; CHECK-i32-NEXT: mov z3.d, z3.d[3]
; CHECK-i32-NEXT: mov z2.d, z2.d[3]
; CHECK-i32-NEXT: fcvtzs w10, d0
; CHECK-i32-NEXT: fcvtzs w11, d1
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: fcvtzs w8, d4
; CHECK-i32-NEXT: fmov s1, w9
; CHECK-i32-NEXT: fcvtzs w9, d5
; CHECK-i32-NEXT: mov v0.s[1], w10
; CHECK-i32-NEXT: mov v1.s[1], w11
; CHECK-i32-NEXT: mov v0.s[2], w8
; CHECK-i32-NEXT: fcvtzs w8, d3
; CHECK-i32-NEXT: mov v1.s[2], w9
; CHECK-i32-NEXT: fcvtzs w9, d2
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: mov v1.s[3], w9
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v8f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ptrue p0.d, vl2
; CHECK-i64-NEXT: // kill: def $q2 killed $q2 def $z2
; CHECK-i64-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i64-NEXT: // kill: def $q3 killed $q3 def $z3
; CHECK-i64-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i64-NEXT: splice z0.d, p0, z0.d, z1.d
; CHECK-i64-NEXT: splice z2.d, p0, z2.d, z3.d
; CHECK-i64-NEXT: ptrue p0.d, vl4
; CHECK-i64-NEXT: frintx z0.d, p0/m, z0.d
; CHECK-i64-NEXT: movprfx z1, z2
; CHECK-i64-NEXT: frintx z1.d, p0/m, z2.d
; CHECK-i64-NEXT: mov z4.d, z1.d[2]
; CHECK-i64-NEXT: mov z5.d, z0.d[2]
; CHECK-i64-NEXT: mov z2.d, z0.d[1]
; CHECK-i64-NEXT: mov z3.d, z1.d[3]
; CHECK-i64-NEXT: mov z6.d, z0.d[3]
; CHECK-i64-NEXT: fcvtzs x8, d0
; CHECK-i64-NEXT: mov z0.d, z1.d[1]
; CHECK-i64-NEXT: fcvtzs x10, d1
; CHECK-i64-NEXT: fcvtzs x11, d4
; CHECK-i64-NEXT: fcvtzs x12, d5
; CHECK-i64-NEXT: fcvtzs x9, d2
; CHECK-i64-NEXT: fcvtzs x13, d3
; CHECK-i64-NEXT: fcvtzs x14, d6
; CHECK-i64-NEXT: fcvtzs x15, d0
; CHECK-i64-NEXT: fmov d0, x8
; CHECK-i64-NEXT: fmov d2, x10
; CHECK-i64-NEXT: fmov d1, x12
; CHECK-i64-NEXT: fmov d3, x11
; CHECK-i64-NEXT: mov v0.d[1], x9
; CHECK-i64-NEXT: mov v2.d[1], x15
; CHECK-i64-NEXT: mov v1.d[1], x14
; CHECK-i64-NEXT: mov v3.d[1], x13
; CHECK-i64-NEXT: ret
%a = call <8 x iXLen> @llvm.lrint.v8iXLen.v8f64(<8 x double> %x)
ret <8 x iXLen> %a
}
declare <8 x iXLen> @llvm.lrint.v8iXLen.v8f64(<8 x double>)
define <16 x iXLen> @lrint_v16f64(<16 x double> %x) {
; CHECK-i32-LABEL: lrint_v16f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ptrue p1.d, vl2
; CHECK-i32-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i32-NEXT: // kill: def $q6 killed $q6 def $z6
; CHECK-i32-NEXT: // kill: def $q4 killed $q4 def $z4
; CHECK-i32-NEXT: // kill: def $q2 killed $q2 def $z2
; CHECK-i32-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i32-NEXT: // kill: def $q7 killed $q7 def $z7
; CHECK-i32-NEXT: // kill: def $q5 killed $q5 def $z5
; CHECK-i32-NEXT: // kill: def $q3 killed $q3 def $z3
; CHECK-i32-NEXT: ptrue p0.d, vl4
; CHECK-i32-NEXT: splice z0.d, p1, z0.d, z1.d
; CHECK-i32-NEXT: splice z2.d, p1, z2.d, z3.d
; CHECK-i32-NEXT: splice z4.d, p1, z4.d, z5.d
; CHECK-i32-NEXT: splice z6.d, p1, z6.d, z7.d
; CHECK-i32-NEXT: movprfx z5, z0
; CHECK-i32-NEXT: frintx z5.d, p0/m, z0.d
; CHECK-i32-NEXT: movprfx z7, z2
; CHECK-i32-NEXT: frintx z7.d, p0/m, z2.d
; CHECK-i32-NEXT: frintx z4.d, p0/m, z4.d
; CHECK-i32-NEXT: frintx z6.d, p0/m, z6.d
; CHECK-i32-NEXT: fcvtzs w8, d5
; CHECK-i32-NEXT: mov z0.d, z5.d[1]
; CHECK-i32-NEXT: mov z1.d, z7.d[1]
; CHECK-i32-NEXT: fcvtzs w9, d7
; CHECK-i32-NEXT: mov z3.d, z4.d[1]
; CHECK-i32-NEXT: fcvtzs w10, d4
; CHECK-i32-NEXT: mov z16.d, z6.d[1]
; CHECK-i32-NEXT: fcvtzs w12, d6
; CHECK-i32-NEXT: mov z2.d, z5.d[2]
; CHECK-i32-NEXT: fcvtzs w11, d0
; CHECK-i32-NEXT: fcvtzs w13, d1
; CHECK-i32-NEXT: mov z17.d, z7.d[2]
; CHECK-i32-NEXT: fcvtzs w14, d3
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: mov z18.d, z4.d[2]
; CHECK-i32-NEXT: fcvtzs w8, d16
; CHECK-i32-NEXT: mov z19.d, z6.d[2]
; CHECK-i32-NEXT: fcvtzs w15, d2
; CHECK-i32-NEXT: fmov s1, w9
; CHECK-i32-NEXT: fmov s2, w10
; CHECK-i32-NEXT: fmov s3, w12
; CHECK-i32-NEXT: fcvtzs w9, d17
; CHECK-i32-NEXT: fcvtzs w10, d18
; CHECK-i32-NEXT: mov v0.s[1], w11
; CHECK-i32-NEXT: fcvtzs w11, d19
; CHECK-i32-NEXT: mov z5.d, z5.d[3]
; CHECK-i32-NEXT: mov z7.d, z7.d[3]
; CHECK-i32-NEXT: mov v1.s[1], w13
; CHECK-i32-NEXT: mov v2.s[1], w14
; CHECK-i32-NEXT: mov v3.s[1], w8
; CHECK-i32-NEXT: mov z4.d, z4.d[3]
; CHECK-i32-NEXT: mov z6.d, z6.d[3]
; CHECK-i32-NEXT: mov v0.s[2], w15
; CHECK-i32-NEXT: fcvtzs w8, d5
; CHECK-i32-NEXT: mov v1.s[2], w9
; CHECK-i32-NEXT: fcvtzs w9, d7
; CHECK-i32-NEXT: mov v2.s[2], w10
; CHECK-i32-NEXT: fcvtzs w10, d4
; CHECK-i32-NEXT: mov v3.s[2], w11
; CHECK-i32-NEXT: fcvtzs w11, d6
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: mov v1.s[3], w9
; CHECK-i32-NEXT: mov v2.s[3], w10
; CHECK-i32-NEXT: mov v3.s[3], w11
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v16f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: ptrue p1.d, vl2
; CHECK-i64-NEXT: // kill: def $q6 killed $q6 def $z6
; CHECK-i64-NEXT: // kill: def $q4 killed $q4 def $z4
; CHECK-i64-NEXT: // kill: def $q7 killed $q7 def $z7
; CHECK-i64-NEXT: // kill: def $q5 killed $q5 def $z5
; CHECK-i64-NEXT: // kill: def $q2 killed $q2 def $z2
; CHECK-i64-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i64-NEXT: // kill: def $q3 killed $q3 def $z3
; CHECK-i64-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i64-NEXT: ptrue p0.d, vl4
; CHECK-i64-NEXT: splice z6.d, p1, z6.d, z7.d
; CHECK-i64-NEXT: splice z4.d, p1, z4.d, z5.d
; CHECK-i64-NEXT: splice z2.d, p1, z2.d, z3.d
; CHECK-i64-NEXT: splice z0.d, p1, z0.d, z1.d
; CHECK-i64-NEXT: movprfx z3, z6
; CHECK-i64-NEXT: frintx z3.d, p0/m, z6.d
; CHECK-i64-NEXT: movprfx z1, z4
; CHECK-i64-NEXT: frintx z1.d, p0/m, z4.d
; CHECK-i64-NEXT: frintx z2.d, p0/m, z2.d
; CHECK-i64-NEXT: frintx z0.d, p0/m, z0.d
; CHECK-i64-NEXT: mov z4.d, z3.d[2]
; CHECK-i64-NEXT: mov z5.d, z1.d[2]
; CHECK-i64-NEXT: mov z6.d, z2.d[3]
; CHECK-i64-NEXT: fcvtzs x11, d0
; CHECK-i64-NEXT: fcvtzs x12, d1
; CHECK-i64-NEXT: fcvtzs x13, d2
; CHECK-i64-NEXT: fcvtzs x14, d3
; CHECK-i64-NEXT: mov z7.d, z3.d[3]
; CHECK-i64-NEXT: mov z16.d, z1.d[3]
; CHECK-i64-NEXT: fcvtzs x9, d4
; CHECK-i64-NEXT: fcvtzs x10, d5
; CHECK-i64-NEXT: mov z4.d, z2.d[2]
; CHECK-i64-NEXT: mov z5.d, z0.d[2]
; CHECK-i64-NEXT: fcvtzs x8, d6
; CHECK-i64-NEXT: mov z2.d, z2.d[1]
; CHECK-i64-NEXT: mov z6.d, z0.d[3]
; CHECK-i64-NEXT: mov z1.d, z1.d[1]
; CHECK-i64-NEXT: mov z3.d, z3.d[1]
; CHECK-i64-NEXT: fcvtzs x15, d4
; CHECK-i64-NEXT: mov z4.d, z0.d[1]
; CHECK-i64-NEXT: fmov d0, x11
; CHECK-i64-NEXT: fcvtzs x16, d5
; CHECK-i64-NEXT: fcvtzs x11, d2
; CHECK-i64-NEXT: fmov d2, x13
; CHECK-i64-NEXT: fcvtzs x17, d7
; CHECK-i64-NEXT: fcvtzs x18, d16
; CHECK-i64-NEXT: fcvtzs x0, d3
; CHECK-i64-NEXT: fcvtzs x13, d4
; CHECK-i64-NEXT: fmov d4, x12
; CHECK-i64-NEXT: fcvtzs x12, d6
; CHECK-i64-NEXT: fmov d6, x14
; CHECK-i64-NEXT: fcvtzs x14, d1
; CHECK-i64-NEXT: fmov d3, x15
; CHECK-i64-NEXT: fmov d1, x16
; CHECK-i64-NEXT: fmov d5, x10
; CHECK-i64-NEXT: fmov d7, x9
; CHECK-i64-NEXT: mov v2.d[1], x11
; CHECK-i64-NEXT: mov v0.d[1], x13
; CHECK-i64-NEXT: mov v3.d[1], x8
; CHECK-i64-NEXT: mov v6.d[1], x0
; CHECK-i64-NEXT: mov v4.d[1], x14
; CHECK-i64-NEXT: mov v1.d[1], x12
; CHECK-i64-NEXT: mov v5.d[1], x18
; CHECK-i64-NEXT: mov v7.d[1], x17
; CHECK-i64-NEXT: ret
%a = call <16 x iXLen> @llvm.lrint.v16iXLen.v16f64(<16 x double> %x)
ret <16 x iXLen> %a
}
declare <16 x iXLen> @llvm.lrint.v16iXLen.v16f64(<16 x double>)
define <32 x iXLen> @lrint_v32f64(<32 x double> %x) {
; CHECK-i32-LABEL: lrint_v32f64:
; CHECK-i32: // %bb.0:
; CHECK-i32-NEXT: ptrue p1.d, vl2
; CHECK-i32-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i32-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i32-NEXT: // kill: def $q3 killed $q3 def $z3
; CHECK-i32-NEXT: // kill: def $q2 killed $q2 def $z2
; CHECK-i32-NEXT: // kill: def $q4 killed $q4 def $z4
; CHECK-i32-NEXT: // kill: def $q5 killed $q5 def $z5
; CHECK-i32-NEXT: // kill: def $q7 killed $q7 def $z7
; CHECK-i32-NEXT: // kill: def $q6 killed $q6 def $z6
; CHECK-i32-NEXT: ptrue p0.d, vl4
; CHECK-i32-NEXT: splice z0.d, p1, z0.d, z1.d
; CHECK-i32-NEXT: splice z2.d, p1, z2.d, z3.d
; CHECK-i32-NEXT: splice z4.d, p1, z4.d, z5.d
; CHECK-i32-NEXT: ldp q1, q3, [sp]
; CHECK-i32-NEXT: splice z6.d, p1, z6.d, z7.d
; CHECK-i32-NEXT: frintx z0.d, p0/m, z0.d
; CHECK-i32-NEXT: splice z1.d, p1, z1.d, z3.d
; CHECK-i32-NEXT: movprfx z18, z2
; CHECK-i32-NEXT: frintx z18.d, p0/m, z2.d
; CHECK-i32-NEXT: ldp q5, q3, [sp, #96]
; CHECK-i32-NEXT: ldp q2, q7, [sp, #64]
; CHECK-i32-NEXT: splice z5.d, p1, z5.d, z3.d
; CHECK-i32-NEXT: movprfx z3, z4
; CHECK-i32-NEXT: frintx z3.d, p0/m, z4.d
; CHECK-i32-NEXT: mov z4.d, z0.d[1]
; CHECK-i32-NEXT: fcvtzs w8, d0
; CHECK-i32-NEXT: splice z2.d, p1, z2.d, z7.d
; CHECK-i32-NEXT: mov z19.d, z18.d[1]
; CHECK-i32-NEXT: ldp q7, q16, [sp, #32]
; CHECK-i32-NEXT: movprfx z17, z1
; CHECK-i32-NEXT: frintx z17.d, p0/m, z1.d
; CHECK-i32-NEXT: fcvtzs w10, d4
; CHECK-i32-NEXT: mov z1.d, z0.d[2]
; CHECK-i32-NEXT: fcvtzs w9, d18
; CHECK-i32-NEXT: mov z4.d, z0.d[3]
; CHECK-i32-NEXT: fcvtzs w11, d19
; CHECK-i32-NEXT: mov z20.d, z18.d[3]
; CHECK-i32-NEXT: fmov s0, w8
; CHECK-i32-NEXT: splice z7.d, p1, z7.d, z16.d
; CHECK-i32-NEXT: movprfx z16, z6
; CHECK-i32-NEXT: frintx z16.d, p0/m, z6.d
; CHECK-i32-NEXT: mov z6.d, z18.d[2]
; CHECK-i32-NEXT: mov z18.d, z3.d[1]
; CHECK-i32-NEXT: fcvtzs w12, d3
; CHECK-i32-NEXT: fcvtzs w13, d1
; CHECK-i32-NEXT: fmov s1, w9
; CHECK-i32-NEXT: movprfx z19, z2
; CHECK-i32-NEXT: frintx z19.d, p0/m, z2.d
; CHECK-i32-NEXT: mov v0.s[1], w10
; CHECK-i32-NEXT: mov z21.d, z3.d[2]
; CHECK-i32-NEXT: fcvtzs w8, d4
; CHECK-i32-NEXT: fcvtzs w14, d6
; CHECK-i32-NEXT: mov z6.d, z16.d[1]
; CHECK-i32-NEXT: fcvtzs w15, d18
; CHECK-i32-NEXT: movprfx z18, z7
; CHECK-i32-NEXT: frintx z18.d, p0/m, z7.d
; CHECK-i32-NEXT: mov v1.s[1], w11
; CHECK-i32-NEXT: fmov s2, w12
; CHECK-i32-NEXT: mov z7.d, z17.d[1]
; CHECK-i32-NEXT: mov z4.d, z16.d[2]
; CHECK-i32-NEXT: fcvtzs w16, d16
; CHECK-i32-NEXT: mov v0.s[2], w13
; CHECK-i32-NEXT: fcvtzs w13, d17
; CHECK-i32-NEXT: fcvtzs w12, d6
; CHECK-i32-NEXT: mov z6.d, z19.d[1]
; CHECK-i32-NEXT: fcvtzs w11, d21
; CHECK-i32-NEXT: movprfx z21, z5
; CHECK-i32-NEXT: frintx z21.d, p0/m, z5.d
; CHECK-i32-NEXT: mov z3.d, z3.d[3]
; CHECK-i32-NEXT: mov v2.s[1], w15
; CHECK-i32-NEXT: mov z5.d, z18.d[1]
; CHECK-i32-NEXT: fcvtzs w15, d7
; CHECK-i32-NEXT: fcvtzs w0, d19
; CHECK-i32-NEXT: mov v1.s[2], w14
; CHECK-i32-NEXT: fcvtzs w14, d4
; CHECK-i32-NEXT: mov z7.d, z18.d[2]
; CHECK-i32-NEXT: fmov s4, w13
; CHECK-i32-NEXT: fcvtzs w13, d6
; CHECK-i32-NEXT: mov z6.d, z19.d[2]
; CHECK-i32-NEXT: fcvtzs w10, d3
; CHECK-i32-NEXT: fmov s3, w16
; CHECK-i32-NEXT: fcvtzs w17, d18
; CHECK-i32-NEXT: fcvtzs w18, d5
; CHECK-i32-NEXT: mov z5.d, z21.d[1]
; CHECK-i32-NEXT: fcvtzs w2, d21
; CHECK-i32-NEXT: fcvtzs w1, d7
; CHECK-i32-NEXT: mov z7.d, z21.d[2]
; CHECK-i32-NEXT: mov v4.s[1], w15
; CHECK-i32-NEXT: fcvtzs w15, d6
; CHECK-i32-NEXT: fmov s6, w0
; CHECK-i32-NEXT: mov v3.s[1], w12
; CHECK-i32-NEXT: fcvtzs w9, d20
; CHECK-i32-NEXT: fcvtzs w12, d5
; CHECK-i32-NEXT: mov z20.d, z17.d[2]
; CHECK-i32-NEXT: fmov s5, w17
; CHECK-i32-NEXT: mov z16.d, z16.d[3]
; CHECK-i32-NEXT: mov z17.d, z17.d[3]
; CHECK-i32-NEXT: mov z18.d, z18.d[3]
; CHECK-i32-NEXT: mov v6.s[1], w13
; CHECK-i32-NEXT: fcvtzs w13, d7
; CHECK-i32-NEXT: fmov s7, w2
; CHECK-i32-NEXT: fcvtzs w16, d20
; CHECK-i32-NEXT: mov v5.s[1], w18
; CHECK-i32-NEXT: mov z19.d, z19.d[3]
; CHECK-i32-NEXT: mov z20.d, z21.d[3]
; CHECK-i32-NEXT: mov v2.s[2], w11
; CHECK-i32-NEXT: mov v3.s[2], w14
; CHECK-i32-NEXT: mov v7.s[1], w12
; CHECK-i32-NEXT: fcvtzs w11, d16
; CHECK-i32-NEXT: fcvtzs w12, d17
; CHECK-i32-NEXT: fcvtzs w14, d18
; CHECK-i32-NEXT: mov v6.s[2], w15
; CHECK-i32-NEXT: fcvtzs w15, d19
; CHECK-i32-NEXT: mov v4.s[2], w16
; CHECK-i32-NEXT: mov v5.s[2], w1
; CHECK-i32-NEXT: mov v0.s[3], w8
; CHECK-i32-NEXT: mov v1.s[3], w9
; CHECK-i32-NEXT: mov v2.s[3], w10
; CHECK-i32-NEXT: mov v7.s[2], w13
; CHECK-i32-NEXT: fcvtzs w13, d20
; CHECK-i32-NEXT: mov v3.s[3], w11
; CHECK-i32-NEXT: mov v6.s[3], w15
; CHECK-i32-NEXT: mov v4.s[3], w12
; CHECK-i32-NEXT: mov v5.s[3], w14
; CHECK-i32-NEXT: mov v7.s[3], w13
; CHECK-i32-NEXT: ret
;
; CHECK-i64-LABEL: lrint_v32f64:
; CHECK-i64: // %bb.0:
; CHECK-i64-NEXT: stp x29, x30, [sp, #-16]! // 16-byte Folded Spill
; CHECK-i64-NEXT: sub x9, sp, #272
; CHECK-i64-NEXT: mov x29, sp
; CHECK-i64-NEXT: and sp, x9, #0xffffffffffffffe0
; CHECK-i64-NEXT: .cfi_def_cfa w29, 16
; CHECK-i64-NEXT: .cfi_offset w30, -8
; CHECK-i64-NEXT: .cfi_offset w29, -16
; CHECK-i64-NEXT: ptrue p1.d, vl2
; CHECK-i64-NEXT: // kill: def $q0 killed $q0 def $z0
; CHECK-i64-NEXT: // kill: def $q1 killed $q1 def $z1
; CHECK-i64-NEXT: // kill: def $q3 killed $q3 def $z3
; CHECK-i64-NEXT: // kill: def $q2 killed $q2 def $z2
; CHECK-i64-NEXT: // kill: def $q7 killed $q7 def $z7
; CHECK-i64-NEXT: // kill: def $q6 killed $q6 def $z6
; CHECK-i64-NEXT: // kill: def $q4 killed $q4 def $z4
; CHECK-i64-NEXT: // kill: def $q5 killed $q5 def $z5
; CHECK-i64-NEXT: ptrue p0.d, vl4
; CHECK-i64-NEXT: splice z0.d, p1, z0.d, z1.d
; CHECK-i64-NEXT: splice z2.d, p1, z2.d, z3.d
; CHECK-i64-NEXT: splice z4.d, p1, z4.d, z5.d
; CHECK-i64-NEXT: splice z6.d, p1, z6.d, z7.d
; CHECK-i64-NEXT: ldp q5, q19, [x29, #16]
; CHECK-i64-NEXT: movprfx z3, z0
; CHECK-i64-NEXT: frintx z3.d, p0/m, z0.d
; CHECK-i64-NEXT: movprfx z16, z2
; CHECK-i64-NEXT: frintx z16.d, p0/m, z2.d
; CHECK-i64-NEXT: frintx z4.d, p0/m, z4.d
; CHECK-i64-NEXT: splice z5.d, p1, z5.d, z19.d
; CHECK-i64-NEXT: frintx z6.d, p0/m, z6.d
; CHECK-i64-NEXT: ldp q2, q17, [x29, #48]
; CHECK-i64-NEXT: ldp q0, q1, [x29, #112]
; CHECK-i64-NEXT: mov z18.d, z3.d[3]
; CHECK-i64-NEXT: mov z7.d, z3.d[2]
; CHECK-i64-NEXT: fcvtzs x9, d3
; CHECK-i64-NEXT: mov z3.d, z3.d[1]
; CHECK-i64-NEXT: mov z20.d, z16.d[3]
; CHECK-i64-NEXT: fcvtzs x12, d16
; CHECK-i64-NEXT: splice z2.d, p1, z2.d, z17.d
; CHECK-i64-NEXT: frintx z5.d, p0/m, z5.d
; CHECK-i64-NEXT: splice z0.d, p1, z0.d, z1.d
; CHECK-i64-NEXT: fcvtzs x10, d18
; CHECK-i64-NEXT: fcvtzs x11, d7
; CHECK-i64-NEXT: mov z18.d, z16.d[2]
; CHECK-i64-NEXT: mov z7.d, z16.d[1]
; CHECK-i64-NEXT: fcvtzs x13, d3
; CHECK-i64-NEXT: fcvtzs x14, d20
; CHECK-i64-NEXT: str x9, [sp, #128]
; CHECK-i64-NEXT: mov z16.d, z4.d[3]
; CHECK-i64-NEXT: fcvtzs x9, d18
; CHECK-i64-NEXT: mov z18.d, z4.d[2]
; CHECK-i64-NEXT: frintx z2.d, p0/m, z2.d
; CHECK-i64-NEXT: stp x11, x10, [sp, #144]
; CHECK-i64-NEXT: fcvtzs x10, d7
; CHECK-i64-NEXT: mov z7.d, z4.d[1]
; CHECK-i64-NEXT: str x13, [sp, #136]
; CHECK-i64-NEXT: fcvtzs x11, d16
; CHECK-i64-NEXT: mov z16.d, z6.d[3]
; CHECK-i64-NEXT: fcvtzs x13, d18
; CHECK-i64-NEXT: ldp q3, q19, [x29, #80]
; CHECK-i64-NEXT: stp x9, x14, [sp, #176]
; CHECK-i64-NEXT: fcvtzs x9, d4
; CHECK-i64-NEXT: mov z4.d, z6.d[2]
; CHECK-i64-NEXT: stp x12, x10, [sp, #160]
; CHECK-i64-NEXT: fcvtzs x10, d7
; CHECK-i64-NEXT: mov z7.d, z6.d[1]
; CHECK-i64-NEXT: fcvtzs x12, d6
; CHECK-i64-NEXT: splice z3.d, p1, z3.d, z19.d
; CHECK-i64-NEXT: mov z6.d, z5.d[2]
; CHECK-i64-NEXT: stp x13, x11, [sp, #208]
; CHECK-i64-NEXT: fcvtzs x11, d16
; CHECK-i64-NEXT: fcvtzs x13, d4
; CHECK-i64-NEXT: mov z4.d, z5.d[3]
; CHECK-i64-NEXT: mov z1.d, z5.d[1]
; CHECK-i64-NEXT: frintx z0.d, p0/m, z0.d
; CHECK-i64-NEXT: stp x9, x10, [sp, #192]
; CHECK-i64-NEXT: fcvtzs x9, d7
; CHECK-i64-NEXT: frintx z3.d, p0/m, z3.d
; CHECK-i64-NEXT: fcvtzs x10, d4
; CHECK-i64-NEXT: stp x13, x11, [sp, #240]
; CHECK-i64-NEXT: fcvtzs x11, d6
; CHECK-i64-NEXT: mov z4.d, z2.d[3]
; CHECK-i64-NEXT: fcvtzs x13, d2
; CHECK-i64-NEXT: stp x12, x9, [sp, #224]
; CHECK-i64-NEXT: fcvtzs x9, d5
; CHECK-i64-NEXT: fcvtzs x12, d1
; CHECK-i64-NEXT: mov z5.d, z2.d[2]
; CHECK-i64-NEXT: mov z1.d, z2.d[1]
; CHECK-i64-NEXT: mov z2.d, z3.d[2]
; CHECK-i64-NEXT: stp x11, x10, [sp, #16]
; CHECK-i64-NEXT: fcvtzs x10, d4
; CHECK-i64-NEXT: mov z4.d, z3.d[3]
; CHECK-i64-NEXT: fcvtzs x11, d5
; CHECK-i64-NEXT: stp x9, x12, [sp]
; CHECK-i64-NEXT: fcvtzs x9, d1
; CHECK-i64-NEXT: mov z1.d, z3.d[1]
; CHECK-i64-NEXT: fcvtzs x12, d4
; CHECK-i64-NEXT: stp x11, x10, [sp, #48]
; CHECK-i64-NEXT: fcvtzs x10, d2
; CHECK-i64-NEXT: fcvtzs x11, d3
; CHECK-i64-NEXT: stp x13, x9, [sp, #32]
; CHECK-i64-NEXT: fcvtzs x9, d1
; CHECK-i64-NEXT: mov z2.d, z0.d[3]
; CHECK-i64-NEXT: mov z3.d, z0.d[2]
; CHECK-i64-NEXT: mov z1.d, z0.d[1]
; CHECK-i64-NEXT: fcvtzs x13, d2
; CHECK-i64-NEXT: stp x10, x12, [sp, #80]
; CHECK-i64-NEXT: fcvtzs x12, d0
; CHECK-i64-NEXT: fcvtzs x10, d3
; CHECK-i64-NEXT: stp x11, x9, [sp, #64]
; CHECK-i64-NEXT: fcvtzs x9, d1
; CHECK-i64-NEXT: stp x10, x13, [sp, #112]
; CHECK-i64-NEXT: add x10, sp, #192
; CHECK-i64-NEXT: stp x12, x9, [sp, #96]
; CHECK-i64-NEXT: add x9, sp, #128
; CHECK-i64-NEXT: ld1d { z0.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #160
; CHECK-i64-NEXT: ld1d { z2.d }, p0/z, [x10]
; CHECK-i64-NEXT: ld1d { z1.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #96
; CHECK-i64-NEXT: add x10, sp, #224
; CHECK-i64-NEXT: ld1d { z3.d }, p0/z, [x9]
; CHECK-i64-NEXT: add x9, sp, #64
; CHECK-i64-NEXT: ld1d { z4.d }, p0/z, [x10]
; CHECK-i64-NEXT: add x10, sp, #32
; CHECK-i64-NEXT: ld1d { z5.d }, p0/z, [x9]
; CHECK-i64-NEXT: mov x9, sp
; CHECK-i64-NEXT: ld1d { z6.d }, p0/z, [x10]
; CHECK-i64-NEXT: mov x10, #28 // =0x1c
; CHECK-i64-NEXT: ld1d { z7.d }, p0/z, [x9]
; CHECK-i64-NEXT: mov x9, #24 // =0x18
; CHECK-i64-NEXT: st1d { z3.d }, p0, [x8, x10, lsl #3]
; CHECK-i64-NEXT: st1d { z5.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #20 // =0x14
; CHECK-i64-NEXT: st1d { z6.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #16 // =0x10
; CHECK-i64-NEXT: st1d { z7.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #12 // =0xc
; CHECK-i64-NEXT: st1d { z4.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #8 // =0x8
; CHECK-i64-NEXT: st1d { z2.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: mov x9, #4 // =0x4
; CHECK-i64-NEXT: st1d { z1.d }, p0, [x8, x9, lsl #3]
; CHECK-i64-NEXT: st1d { z0.d }, p0, [x8]
; CHECK-i64-NEXT: mov sp, x29
; CHECK-i64-NEXT: ldp x29, x30, [sp], #16 // 16-byte Folded Reload
; CHECK-i64-NEXT: ret
%a = call <32 x iXLen> @llvm.lrint.v32iXLen.v16f64(<32 x double> %x)
ret <32 x iXLen> %a
}
declare <32 x iXLen> @llvm.lrint.v32iXLen.v32f64(<32 x double>)
|
