1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=aarch64 | FileCheck %s --check-prefixes=CHECK
; Note: halves are tested in fp16-v8-instructions.ll.
define <4 x float> @sitofp_v4i8_float(<4 x i8> %a) {
; CHECK-LABEL: sitofp_v4i8_float:
; CHECK: // %bb.0:
; CHECK-NEXT: shl v0.4h, v0.4h, #8
; CHECK-NEXT: sshr v0.4h, v0.4h, #8
; CHECK-NEXT: sshll v0.4s, v0.4h, #0
; CHECK-NEXT: scvtf v0.4s, v0.4s
; CHECK-NEXT: ret
%1 = sitofp <4 x i8> %a to <4 x float>
ret <4 x float> %1
}
define <8 x float> @sitofp_v8i8_float(<8 x i8> %a) {
; CHECK-LABEL: sitofp_v8i8_float:
; CHECK: // %bb.0:
; CHECK-NEXT: zip1 v1.8b, v0.8b, v0.8b
; CHECK-NEXT: zip2 v0.8b, v0.8b, v0.8b
; CHECK-NEXT: shl v1.4h, v1.4h, #8
; CHECK-NEXT: shl v0.4h, v0.4h, #8
; CHECK-NEXT: sshr v1.4h, v1.4h, #8
; CHECK-NEXT: sshr v0.4h, v0.4h, #8
; CHECK-NEXT: sshll v1.4s, v1.4h, #0
; CHECK-NEXT: sshll v2.4s, v0.4h, #0
; CHECK-NEXT: scvtf v0.4s, v1.4s
; CHECK-NEXT: scvtf v1.4s, v2.4s
; CHECK-NEXT: ret
%1 = sitofp <8 x i8> %a to <8 x float>
ret <8 x float> %1
}
define <16 x float> @sitofp_v16i8_float(<16 x i8> %a) {
; CHECK-LABEL: sitofp_v16i8_float:
; CHECK: // %bb.0:
; CHECK-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-NEXT: zip1 v2.8b, v0.8b, v0.8b
; CHECK-NEXT: zip2 v0.8b, v0.8b, v0.8b
; CHECK-NEXT: zip1 v3.8b, v1.8b, v0.8b
; CHECK-NEXT: zip2 v1.8b, v1.8b, v0.8b
; CHECK-NEXT: shl v2.4h, v2.4h, #8
; CHECK-NEXT: shl v0.4h, v0.4h, #8
; CHECK-NEXT: sshr v2.4h, v2.4h, #8
; CHECK-NEXT: shl v3.4h, v3.4h, #8
; CHECK-NEXT: shl v1.4h, v1.4h, #8
; CHECK-NEXT: sshr v0.4h, v0.4h, #8
; CHECK-NEXT: sshll v2.4s, v2.4h, #0
; CHECK-NEXT: sshr v3.4h, v3.4h, #8
; CHECK-NEXT: sshr v1.4h, v1.4h, #8
; CHECK-NEXT: sshll v4.4s, v0.4h, #0
; CHECK-NEXT: scvtf v0.4s, v2.4s
; CHECK-NEXT: sshll v3.4s, v3.4h, #0
; CHECK-NEXT: sshll v5.4s, v1.4h, #0
; CHECK-NEXT: scvtf v1.4s, v4.4s
; CHECK-NEXT: scvtf v2.4s, v3.4s
; CHECK-NEXT: scvtf v3.4s, v5.4s
; CHECK-NEXT: ret
%1 = sitofp <16 x i8> %a to <16 x float>
ret <16 x float> %1
}
define <8 x float> @sitofp_i16_float(<8 x i16> %a) {
; CHECK-LABEL: sitofp_i16_float:
; CHECK: // %bb.0:
; CHECK-NEXT: sshll2 v1.4s, v0.8h, #0
; CHECK-NEXT: sshll v0.4s, v0.4h, #0
; CHECK-NEXT: scvtf v1.4s, v1.4s
; CHECK-NEXT: scvtf v0.4s, v0.4s
; CHECK-NEXT: ret
%1 = sitofp <8 x i16> %a to <8 x float>
ret <8 x float> %1
}
define <8 x float> @sitofp_i32_float(<8 x i32> %a) {
; CHECK-LABEL: sitofp_i32_float:
; CHECK: // %bb.0:
; CHECK-NEXT: scvtf v0.4s, v0.4s
; CHECK-NEXT: scvtf v1.4s, v1.4s
; CHECK-NEXT: ret
%1 = sitofp <8 x i32> %a to <8 x float>
ret <8 x float> %1
}
define <8 x float> @sitofp_i64_float(<8 x i64> %a) {
; CHECK-LABEL: sitofp_i64_float:
; CHECK: // %bb.0:
; CHECK-NEXT: scvtf v0.2d, v0.2d
; CHECK-NEXT: scvtf v2.2d, v2.2d
; CHECK-NEXT: scvtf v4.2d, v1.2d
; CHECK-NEXT: fcvtn v0.2s, v0.2d
; CHECK-NEXT: fcvtn v1.2s, v2.2d
; CHECK-NEXT: scvtf v2.2d, v3.2d
; CHECK-NEXT: fcvtn2 v0.4s, v4.2d
; CHECK-NEXT: fcvtn2 v1.4s, v2.2d
; CHECK-NEXT: ret
%1 = sitofp <8 x i64> %a to <8 x float>
ret <8 x float> %1
}
define <4 x float> @uitofp_v4i8_float(<4 x i8> %a) {
; CHECK-LABEL: uitofp_v4i8_float:
; CHECK: // %bb.0:
; CHECK-NEXT: bic v0.4h, #255, lsl #8
; CHECK-NEXT: ushll v0.4s, v0.4h, #0
; CHECK-NEXT: ucvtf v0.4s, v0.4s
; CHECK-NEXT: ret
%1 = uitofp <4 x i8> %a to <4 x float>
ret <4 x float> %1
}
define <8 x float> @uitofp_v8i8_float(<8 x i8> %a) {
; CHECK-LABEL: uitofp_v8i8_float:
; CHECK: // %bb.0:
; CHECK-NEXT: zip1 v1.8b, v0.8b, v0.8b
; CHECK-NEXT: zip2 v0.8b, v0.8b, v0.8b
; CHECK-NEXT: bic v1.4h, #255, lsl #8
; CHECK-NEXT: bic v0.4h, #255, lsl #8
; CHECK-NEXT: ushll v1.4s, v1.4h, #0
; CHECK-NEXT: ushll v2.4s, v0.4h, #0
; CHECK-NEXT: ucvtf v0.4s, v1.4s
; CHECK-NEXT: ucvtf v1.4s, v2.4s
; CHECK-NEXT: ret
%1 = uitofp <8 x i8> %a to <8 x float>
ret <8 x float> %1
}
define <16 x float> @uitofp_v16i8_float(<16 x i8> %a) {
; CHECK-LABEL: uitofp_v16i8_float:
; CHECK: // %bb.0:
; CHECK-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-NEXT: zip1 v2.8b, v0.8b, v0.8b
; CHECK-NEXT: zip2 v0.8b, v0.8b, v0.8b
; CHECK-NEXT: zip1 v3.8b, v1.8b, v0.8b
; CHECK-NEXT: zip2 v1.8b, v1.8b, v0.8b
; CHECK-NEXT: bic v2.4h, #255, lsl #8
; CHECK-NEXT: bic v0.4h, #255, lsl #8
; CHECK-NEXT: ushll v2.4s, v2.4h, #0
; CHECK-NEXT: bic v3.4h, #255, lsl #8
; CHECK-NEXT: bic v1.4h, #255, lsl #8
; CHECK-NEXT: ushll v4.4s, v0.4h, #0
; CHECK-NEXT: ucvtf v0.4s, v2.4s
; CHECK-NEXT: ushll v3.4s, v3.4h, #0
; CHECK-NEXT: ushll v5.4s, v1.4h, #0
; CHECK-NEXT: ucvtf v1.4s, v4.4s
; CHECK-NEXT: ucvtf v2.4s, v3.4s
; CHECK-NEXT: ucvtf v3.4s, v5.4s
; CHECK-NEXT: ret
%1 = uitofp <16 x i8> %a to <16 x float>
ret <16 x float> %1
}
define <8 x float> @uitofp_i16_float(<8 x i16> %a) {
; CHECK-LABEL: uitofp_i16_float:
; CHECK: // %bb.0:
; CHECK-NEXT: ushll2 v1.4s, v0.8h, #0
; CHECK-NEXT: ushll v0.4s, v0.4h, #0
; CHECK-NEXT: ucvtf v1.4s, v1.4s
; CHECK-NEXT: ucvtf v0.4s, v0.4s
; CHECK-NEXT: ret
%1 = uitofp <8 x i16> %a to <8 x float>
ret <8 x float> %1
}
define <8 x float> @uitofp_i32_float(<8 x i32> %a) {
; CHECK-LABEL: uitofp_i32_float:
; CHECK: // %bb.0:
; CHECK-NEXT: ucvtf v0.4s, v0.4s
; CHECK-NEXT: ucvtf v1.4s, v1.4s
; CHECK-NEXT: ret
%1 = uitofp <8 x i32> %a to <8 x float>
ret <8 x float> %1
}
define <8 x float> @uitofp_i64_float(<8 x i64> %a) {
; CHECK-LABEL: uitofp_i64_float:
; CHECK: // %bb.0:
; CHECK-NEXT: ucvtf v0.2d, v0.2d
; CHECK-NEXT: ucvtf v2.2d, v2.2d
; CHECK-NEXT: ucvtf v4.2d, v1.2d
; CHECK-NEXT: fcvtn v0.2s, v0.2d
; CHECK-NEXT: fcvtn v1.2s, v2.2d
; CHECK-NEXT: ucvtf v2.2d, v3.2d
; CHECK-NEXT: fcvtn2 v0.4s, v4.2d
; CHECK-NEXT: fcvtn2 v1.4s, v2.2d
; CHECK-NEXT: ret
%1 = uitofp <8 x i64> %a to <8 x float>
ret <8 x float> %1
}
define <4 x double> @sitofp_v4i8_double(<4 x i8> %a) {
; CHECK-LABEL: sitofp_v4i8_double:
; CHECK: // %bb.0:
; CHECK-NEXT: ushll v0.4s, v0.4h, #0
; CHECK-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-NEXT: shl v0.2s, v0.2s, #24
; CHECK-NEXT: sshr v0.2s, v0.2s, #24
; CHECK-NEXT: shl v1.2s, v1.2s, #24
; CHECK-NEXT: sshll v0.2d, v0.2s, #0
; CHECK-NEXT: sshr v1.2s, v1.2s, #24
; CHECK-NEXT: scvtf v0.2d, v0.2d
; CHECK-NEXT: sshll v1.2d, v1.2s, #0
; CHECK-NEXT: scvtf v1.2d, v1.2d
; CHECK-NEXT: ret
%1 = sitofp <4 x i8> %a to <4 x double>
ret <4 x double> %1
}
define <8 x double> @sitofp_v8i8_double(<8 x i8> %a) {
; CHECK-LABEL: sitofp_v8i8_double:
; CHECK: // %bb.0:
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-NEXT: umov w8, v0.b[0]
; CHECK-NEXT: umov w9, v0.b[2]
; CHECK-NEXT: umov w11, v0.b[4]
; CHECK-NEXT: umov w12, v0.b[6]
; CHECK-NEXT: umov w10, v0.b[1]
; CHECK-NEXT: umov w13, v0.b[3]
; CHECK-NEXT: umov w14, v0.b[5]
; CHECK-NEXT: umov w15, v0.b[7]
; CHECK-NEXT: fmov s0, w8
; CHECK-NEXT: fmov s1, w9
; CHECK-NEXT: fmov s2, w11
; CHECK-NEXT: fmov s3, w12
; CHECK-NEXT: mov v0.s[1], w10
; CHECK-NEXT: mov v1.s[1], w13
; CHECK-NEXT: mov v2.s[1], w14
; CHECK-NEXT: mov v3.s[1], w15
; CHECK-NEXT: shl v0.2s, v0.2s, #24
; CHECK-NEXT: shl v1.2s, v1.2s, #24
; CHECK-NEXT: shl v2.2s, v2.2s, #24
; CHECK-NEXT: shl v3.2s, v3.2s, #24
; CHECK-NEXT: sshr v0.2s, v0.2s, #24
; CHECK-NEXT: sshr v1.2s, v1.2s, #24
; CHECK-NEXT: sshr v2.2s, v2.2s, #24
; CHECK-NEXT: sshr v3.2s, v3.2s, #24
; CHECK-NEXT: sshll v0.2d, v0.2s, #0
; CHECK-NEXT: sshll v1.2d, v1.2s, #0
; CHECK-NEXT: sshll v2.2d, v2.2s, #0
; CHECK-NEXT: sshll v3.2d, v3.2s, #0
; CHECK-NEXT: scvtf v0.2d, v0.2d
; CHECK-NEXT: scvtf v1.2d, v1.2d
; CHECK-NEXT: scvtf v2.2d, v2.2d
; CHECK-NEXT: scvtf v3.2d, v3.2d
; CHECK-NEXT: ret
%1 = sitofp <8 x i8> %a to <8 x double>
ret <8 x double> %1
}
define <16 x double> @sitofp_v16i8_double(<16 x i8> %a) {
; CHECK-LABEL: sitofp_v16i8_double:
; CHECK: // %bb.0:
; CHECK-NEXT: umov w8, v0.b[0]
; CHECK-NEXT: ext v1.16b, v0.16b, v0.16b, #8
; CHECK-NEXT: umov w9, v0.b[1]
; CHECK-NEXT: umov w10, v0.b[2]
; CHECK-NEXT: umov w12, v0.b[4]
; CHECK-NEXT: umov w14, v0.b[6]
; CHECK-NEXT: umov w11, v0.b[3]
; CHECK-NEXT: umov w13, v0.b[5]
; CHECK-NEXT: fmov s2, w8
; CHECK-NEXT: umov w15, v1.b[0]
; CHECK-NEXT: umov w17, v1.b[2]
; CHECK-NEXT: umov w0, v1.b[4]
; CHECK-NEXT: umov w16, v1.b[1]
; CHECK-NEXT: umov w18, v1.b[3]
; CHECK-NEXT: umov w8, v0.b[7]
; CHECK-NEXT: fmov s0, w10
; CHECK-NEXT: umov w10, v1.b[5]
; CHECK-NEXT: mov v2.s[1], w9
; CHECK-NEXT: umov w9, v1.b[6]
; CHECK-NEXT: fmov s3, w12
; CHECK-NEXT: umov w12, v1.b[7]
; CHECK-NEXT: fmov s1, w14
; CHECK-NEXT: fmov s4, w15
; CHECK-NEXT: fmov s5, w17
; CHECK-NEXT: fmov s6, w0
; CHECK-NEXT: mov v0.s[1], w11
; CHECK-NEXT: mov v3.s[1], w13
; CHECK-NEXT: fmov s7, w9
; CHECK-NEXT: mov v1.s[1], w8
; CHECK-NEXT: mov v4.s[1], w16
; CHECK-NEXT: mov v5.s[1], w18
; CHECK-NEXT: mov v6.s[1], w10
; CHECK-NEXT: shl v2.2s, v2.2s, #24
; CHECK-NEXT: shl v0.2s, v0.2s, #24
; CHECK-NEXT: mov v7.s[1], w12
; CHECK-NEXT: shl v3.2s, v3.2s, #24
; CHECK-NEXT: shl v1.2s, v1.2s, #24
; CHECK-NEXT: shl v4.2s, v4.2s, #24
; CHECK-NEXT: sshr v2.2s, v2.2s, #24
; CHECK-NEXT: shl v5.2s, v5.2s, #24
; CHECK-NEXT: shl v6.2s, v6.2s, #24
; CHECK-NEXT: sshr v0.2s, v0.2s, #24
; CHECK-NEXT: sshr v3.2s, v3.2s, #24
; CHECK-NEXT: shl v7.2s, v7.2s, #24
; CHECK-NEXT: sshr v4.2s, v4.2s, #24
; CHECK-NEXT: sshr v1.2s, v1.2s, #24
; CHECK-NEXT: sshr v5.2s, v5.2s, #24
; CHECK-NEXT: sshr v6.2s, v6.2s, #24
; CHECK-NEXT: sshll v2.2d, v2.2s, #0
; CHECK-NEXT: sshll v16.2d, v0.2s, #0
; CHECK-NEXT: sshll v3.2d, v3.2s, #0
; CHECK-NEXT: sshr v7.2s, v7.2s, #24
; CHECK-NEXT: sshll v4.2d, v4.2s, #0
; CHECK-NEXT: sshll v17.2d, v1.2s, #0
; CHECK-NEXT: sshll v5.2d, v5.2s, #0
; CHECK-NEXT: sshll v6.2d, v6.2s, #0
; CHECK-NEXT: scvtf v0.2d, v2.2d
; CHECK-NEXT: scvtf v1.2d, v16.2d
; CHECK-NEXT: scvtf v2.2d, v3.2d
; CHECK-NEXT: sshll v7.2d, v7.2s, #0
; CHECK-NEXT: scvtf v4.2d, v4.2d
; CHECK-NEXT: scvtf v3.2d, v17.2d
; CHECK-NEXT: scvtf v5.2d, v5.2d
; CHECK-NEXT: scvtf v6.2d, v6.2d
; CHECK-NEXT: scvtf v7.2d, v7.2d
; CHECK-NEXT: ret
%1 = sitofp <16 x i8> %a to <16 x double>
ret <16 x double> %1
}
define <8 x double> @sitofp_i16_double(<8 x i16> %a) {
; CHECK-LABEL: sitofp_i16_double:
; CHECK: // %bb.0:
; CHECK-NEXT: sshll v1.4s, v0.4h, #0
; CHECK-NEXT: sshll2 v0.4s, v0.8h, #0
; CHECK-NEXT: sshll v2.2d, v1.2s, #0
; CHECK-NEXT: sshll2 v3.2d, v0.4s, #0
; CHECK-NEXT: sshll2 v1.2d, v1.4s, #0
; CHECK-NEXT: sshll v4.2d, v0.2s, #0
; CHECK-NEXT: scvtf v0.2d, v2.2d
; CHECK-NEXT: scvtf v3.2d, v3.2d
; CHECK-NEXT: scvtf v1.2d, v1.2d
; CHECK-NEXT: scvtf v2.2d, v4.2d
; CHECK-NEXT: ret
%1 = sitofp <8 x i16> %a to <8 x double>
ret <8 x double> %1
}
define <8 x double> @sitofp_i32_double(<8 x i32> %a) {
; CHECK-LABEL: sitofp_i32_double:
; CHECK: // %bb.0:
; CHECK-NEXT: sshll v2.2d, v0.2s, #0
; CHECK-NEXT: sshll2 v3.2d, v0.4s, #0
; CHECK-NEXT: sshll2 v4.2d, v1.4s, #0
; CHECK-NEXT: sshll v5.2d, v1.2s, #0
; CHECK-NEXT: scvtf v0.2d, v2.2d
; CHECK-NEXT: scvtf v1.2d, v3.2d
; CHECK-NEXT: scvtf v3.2d, v4.2d
; CHECK-NEXT: scvtf v2.2d, v5.2d
; CHECK-NEXT: ret
%1 = sitofp <8 x i32> %a to <8 x double>
ret <8 x double> %1
}
define <8 x double> @sitofp_i64_double(<8 x i64> %a) {
; CHECK-LABEL: sitofp_i64_double:
; CHECK: // %bb.0:
; CHECK-NEXT: scvtf v0.2d, v0.2d
; CHECK-NEXT: scvtf v1.2d, v1.2d
; CHECK-NEXT: scvtf v2.2d, v2.2d
; CHECK-NEXT: scvtf v3.2d, v3.2d
; CHECK-NEXT: ret
%1 = sitofp <8 x i64> %a to <8 x double>
ret <8 x double> %1
}
define <4 x double> @uitofp_v4i8_double(<4 x i8> %a) {
; CHECK-LABEL: uitofp_v4i8_double:
; CHECK: // %bb.0:
; CHECK-NEXT: ushll v0.4s, v0.4h, #0
; CHECK-NEXT: movi d1, #0x0000ff000000ff
; CHECK-NEXT: ext v2.16b, v0.16b, v0.16b, #8
; CHECK-NEXT: and v0.8b, v0.8b, v1.8b
; CHECK-NEXT: and v1.8b, v2.8b, v1.8b
; CHECK-NEXT: ushll v0.2d, v0.2s, #0
; CHECK-NEXT: ushll v1.2d, v1.2s, #0
; CHECK-NEXT: ucvtf v0.2d, v0.2d
; CHECK-NEXT: ucvtf v1.2d, v1.2d
; CHECK-NEXT: ret
%1 = uitofp <4 x i8> %a to <4 x double>
ret <4 x double> %1
}
define <8 x double> @uitofp_v8i8_double(<8 x i8> %a) {
; CHECK-LABEL: uitofp_v8i8_double:
; CHECK: // %bb.0:
; CHECK-NEXT: // kill: def $d0 killed $d0 def $q0
; CHECK-NEXT: umov w8, v0.b[0]
; CHECK-NEXT: umov w9, v0.b[2]
; CHECK-NEXT: umov w11, v0.b[4]
; CHECK-NEXT: umov w12, v0.b[6]
; CHECK-NEXT: umov w10, v0.b[1]
; CHECK-NEXT: umov w13, v0.b[3]
; CHECK-NEXT: umov w14, v0.b[5]
; CHECK-NEXT: umov w15, v0.b[7]
; CHECK-NEXT: movi d1, #0x0000ff000000ff
; CHECK-NEXT: fmov s0, w8
; CHECK-NEXT: fmov s2, w9
; CHECK-NEXT: fmov s3, w11
; CHECK-NEXT: fmov s4, w12
; CHECK-NEXT: mov v0.s[1], w10
; CHECK-NEXT: mov v2.s[1], w13
; CHECK-NEXT: mov v3.s[1], w14
; CHECK-NEXT: mov v4.s[1], w15
; CHECK-NEXT: and v0.8b, v0.8b, v1.8b
; CHECK-NEXT: and v2.8b, v2.8b, v1.8b
; CHECK-NEXT: and v3.8b, v3.8b, v1.8b
; CHECK-NEXT: and v1.8b, v4.8b, v1.8b
; CHECK-NEXT: ushll v0.2d, v0.2s, #0
; CHECK-NEXT: ushll v2.2d, v2.2s, #0
; CHECK-NEXT: ushll v3.2d, v3.2s, #0
; CHECK-NEXT: ushll v4.2d, v1.2s, #0
; CHECK-NEXT: ucvtf v0.2d, v0.2d
; CHECK-NEXT: ucvtf v1.2d, v2.2d
; CHECK-NEXT: ucvtf v2.2d, v3.2d
; CHECK-NEXT: ucvtf v3.2d, v4.2d
; CHECK-NEXT: ret
%1 = uitofp <8 x i8> %a to <8 x double>
ret <8 x double> %1
}
define <16 x double> @uitofp_v16i8_double(<16 x i8> %a) {
; CHECK-LABEL: uitofp_v16i8_double:
; CHECK: // %bb.0:
; CHECK-NEXT: ext v2.16b, v0.16b, v0.16b, #8
; CHECK-NEXT: umov w8, v0.b[0]
; CHECK-NEXT: umov w10, v0.b[2]
; CHECK-NEXT: umov w9, v0.b[1]
; CHECK-NEXT: umov w12, v0.b[4]
; CHECK-NEXT: umov w11, v0.b[3]
; CHECK-NEXT: umov w13, v0.b[5]
; CHECK-NEXT: umov w18, v0.b[6]
; CHECK-NEXT: movi d1, #0x0000ff000000ff
; CHECK-NEXT: umov w14, v2.b[0]
; CHECK-NEXT: umov w16, v2.b[2]
; CHECK-NEXT: umov w0, v2.b[4]
; CHECK-NEXT: fmov s3, w8
; CHECK-NEXT: umov w8, v0.b[7]
; CHECK-NEXT: fmov s0, w10
; CHECK-NEXT: umov w10, v2.b[6]
; CHECK-NEXT: umov w15, v2.b[1]
; CHECK-NEXT: umov w17, v2.b[3]
; CHECK-NEXT: fmov s4, w12
; CHECK-NEXT: umov w12, v2.b[5]
; CHECK-NEXT: fmov s7, w18
; CHECK-NEXT: mov v3.s[1], w9
; CHECK-NEXT: umov w9, v2.b[7]
; CHECK-NEXT: fmov s2, w14
; CHECK-NEXT: fmov s5, w16
; CHECK-NEXT: fmov s6, w0
; CHECK-NEXT: mov v0.s[1], w11
; CHECK-NEXT: fmov s16, w10
; CHECK-NEXT: mov v4.s[1], w13
; CHECK-NEXT: mov v7.s[1], w8
; CHECK-NEXT: mov v2.s[1], w15
; CHECK-NEXT: mov v5.s[1], w17
; CHECK-NEXT: mov v6.s[1], w12
; CHECK-NEXT: and v3.8b, v3.8b, v1.8b
; CHECK-NEXT: mov v16.s[1], w9
; CHECK-NEXT: and v0.8b, v0.8b, v1.8b
; CHECK-NEXT: and v4.8b, v4.8b, v1.8b
; CHECK-NEXT: and v7.8b, v7.8b, v1.8b
; CHECK-NEXT: and v2.8b, v2.8b, v1.8b
; CHECK-NEXT: ushll v3.2d, v3.2s, #0
; CHECK-NEXT: and v5.8b, v5.8b, v1.8b
; CHECK-NEXT: and v6.8b, v6.8b, v1.8b
; CHECK-NEXT: and v1.8b, v16.8b, v1.8b
; CHECK-NEXT: ushll v16.2d, v0.2s, #0
; CHECK-NEXT: ushll v17.2d, v4.2s, #0
; CHECK-NEXT: ushll v2.2d, v2.2s, #0
; CHECK-NEXT: ushll v7.2d, v7.2s, #0
; CHECK-NEXT: ucvtf v0.2d, v3.2d
; CHECK-NEXT: ushll v5.2d, v5.2s, #0
; CHECK-NEXT: ushll v6.2d, v6.2s, #0
; CHECK-NEXT: ushll v18.2d, v1.2s, #0
; CHECK-NEXT: ucvtf v1.2d, v16.2d
; CHECK-NEXT: ucvtf v4.2d, v2.2d
; CHECK-NEXT: ucvtf v2.2d, v17.2d
; CHECK-NEXT: ucvtf v3.2d, v7.2d
; CHECK-NEXT: ucvtf v5.2d, v5.2d
; CHECK-NEXT: ucvtf v6.2d, v6.2d
; CHECK-NEXT: ucvtf v7.2d, v18.2d
; CHECK-NEXT: ret
%1 = uitofp <16 x i8> %a to <16 x double>
ret <16 x double> %1
}
define <8 x double> @uitofp_i16_double(<8 x i16> %a) {
; CHECK-LABEL: uitofp_i16_double:
; CHECK: // %bb.0:
; CHECK-NEXT: ushll v1.4s, v0.4h, #0
; CHECK-NEXT: ushll2 v0.4s, v0.8h, #0
; CHECK-NEXT: ushll v2.2d, v1.2s, #0
; CHECK-NEXT: ushll2 v3.2d, v0.4s, #0
; CHECK-NEXT: ushll2 v1.2d, v1.4s, #0
; CHECK-NEXT: ushll v4.2d, v0.2s, #0
; CHECK-NEXT: ucvtf v0.2d, v2.2d
; CHECK-NEXT: ucvtf v3.2d, v3.2d
; CHECK-NEXT: ucvtf v1.2d, v1.2d
; CHECK-NEXT: ucvtf v2.2d, v4.2d
; CHECK-NEXT: ret
%1 = uitofp <8 x i16> %a to <8 x double>
ret <8 x double> %1
}
define <8 x double> @uitofp_i32_double(<8 x i32> %a) {
; CHECK-LABEL: uitofp_i32_double:
; CHECK: // %bb.0:
; CHECK-NEXT: ushll v2.2d, v0.2s, #0
; CHECK-NEXT: ushll2 v3.2d, v0.4s, #0
; CHECK-NEXT: ushll2 v4.2d, v1.4s, #0
; CHECK-NEXT: ushll v5.2d, v1.2s, #0
; CHECK-NEXT: ucvtf v0.2d, v2.2d
; CHECK-NEXT: ucvtf v1.2d, v3.2d
; CHECK-NEXT: ucvtf v3.2d, v4.2d
; CHECK-NEXT: ucvtf v2.2d, v5.2d
; CHECK-NEXT: ret
%1 = uitofp <8 x i32> %a to <8 x double>
ret <8 x double> %1
}
define <8 x double> @uitofp_i64_double(<8 x i64> %a) {
; CHECK-LABEL: uitofp_i64_double:
; CHECK: // %bb.0:
; CHECK-NEXT: ucvtf v0.2d, v0.2d
; CHECK-NEXT: ucvtf v1.2d, v1.2d
; CHECK-NEXT: ucvtf v2.2d, v2.2d
; CHECK-NEXT: ucvtf v3.2d, v3.2d
; CHECK-NEXT: ret
%1 = uitofp <8 x i64> %a to <8 x double>
ret <8 x double> %1
}
|
