1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc --mtriple=loongarch64 --mattr=+lasx < %s | FileCheck %s
declare <16 x i16> @llvm.loongarch.lasx.vext2xv.h.b(<32 x i8>)
define <16 x i16> @lasx_vext2xv_h_b(<32 x i8> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_h_b:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.h.b $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <16 x i16> @llvm.loongarch.lasx.vext2xv.h.b(<32 x i8> %va)
ret <16 x i16> %res
}
declare <8 x i32> @llvm.loongarch.lasx.vext2xv.w.b(<32 x i8>)
define <8 x i32> @lasx_vext2xv_w_b(<32 x i8> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_w_b:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.w.b $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <8 x i32> @llvm.loongarch.lasx.vext2xv.w.b(<32 x i8> %va)
ret <8 x i32> %res
}
declare <4 x i64> @llvm.loongarch.lasx.vext2xv.d.b(<32 x i8>)
define <4 x i64> @lasx_vext2xv_d_b(<32 x i8> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_d_b:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.d.b $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <4 x i64> @llvm.loongarch.lasx.vext2xv.d.b(<32 x i8> %va)
ret <4 x i64> %res
}
declare <8 x i32> @llvm.loongarch.lasx.vext2xv.w.h(<16 x i16>)
define <8 x i32> @lasx_vext2xv_w_h(<16 x i16> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_w_h:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.w.h $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <8 x i32> @llvm.loongarch.lasx.vext2xv.w.h(<16 x i16> %va)
ret <8 x i32> %res
}
declare <4 x i64> @llvm.loongarch.lasx.vext2xv.d.h(<16 x i16>)
define <4 x i64> @lasx_vext2xv_d_h(<16 x i16> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_d_h:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.d.h $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <4 x i64> @llvm.loongarch.lasx.vext2xv.d.h(<16 x i16> %va)
ret <4 x i64> %res
}
declare <4 x i64> @llvm.loongarch.lasx.vext2xv.d.w(<8 x i32>)
define <4 x i64> @lasx_vext2xv_d_w(<8 x i32> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_d_w:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.d.w $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <4 x i64> @llvm.loongarch.lasx.vext2xv.d.w(<8 x i32> %va)
ret <4 x i64> %res
}
declare <16 x i16> @llvm.loongarch.lasx.vext2xv.hu.bu(<32 x i8>)
define <16 x i16> @lasx_vext2xv_hu_bu(<32 x i8> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_hu_bu:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.hu.bu $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <16 x i16> @llvm.loongarch.lasx.vext2xv.hu.bu(<32 x i8> %va)
ret <16 x i16> %res
}
declare <8 x i32> @llvm.loongarch.lasx.vext2xv.wu.bu(<32 x i8>)
define <8 x i32> @lasx_vext2xv_wu_bu(<32 x i8> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_wu_bu:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.wu.bu $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <8 x i32> @llvm.loongarch.lasx.vext2xv.wu.bu(<32 x i8> %va)
ret <8 x i32> %res
}
declare <4 x i64> @llvm.loongarch.lasx.vext2xv.du.bu(<32 x i8>)
define <4 x i64> @lasx_vext2xv_du_bu(<32 x i8> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_du_bu:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.du.bu $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <4 x i64> @llvm.loongarch.lasx.vext2xv.du.bu(<32 x i8> %va)
ret <4 x i64> %res
}
declare <8 x i32> @llvm.loongarch.lasx.vext2xv.wu.hu(<16 x i16>)
define <8 x i32> @lasx_vext2xv_wu_hu(<16 x i16> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_wu_hu:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.wu.hu $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <8 x i32> @llvm.loongarch.lasx.vext2xv.wu.hu(<16 x i16> %va)
ret <8 x i32> %res
}
declare <4 x i64> @llvm.loongarch.lasx.vext2xv.du.hu(<16 x i16>)
define <4 x i64> @lasx_vext2xv_du_hu(<16 x i16> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_du_hu:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.du.hu $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <4 x i64> @llvm.loongarch.lasx.vext2xv.du.hu(<16 x i16> %va)
ret <4 x i64> %res
}
declare <4 x i64> @llvm.loongarch.lasx.vext2xv.du.wu(<8 x i32>)
define <4 x i64> @lasx_vext2xv_du_wu(<8 x i32> %va) nounwind {
; CHECK-LABEL: lasx_vext2xv_du_wu:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vext2xv.du.wu $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <4 x i64> @llvm.loongarch.lasx.vext2xv.du.wu(<8 x i32> %va)
ret <4 x i64> %res
}
|
