1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc --mtriple=loongarch64 --mattr=+lsx %s -o - | FileCheck %s
;; vpickev.b
define <16 x i8> @shufflevector_pick_ev_v16i8(<16 x i8> %a, <16 x i8> %b) {
; CHECK-LABEL: shufflevector_pick_ev_v16i8:
; CHECK: # %bb.0:
; CHECK-NEXT: vpickev.b $vr0, $vr1, $vr0
; CHECK-NEXT: ret
%c = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14, i32 16, i32 18, i32 20, i32 22, i32 24, i32 26, i32 28, i32 30>
ret <16 x i8> %c
}
;; vpickev.h
define <8 x i16> @shufflevector_pick_ev_v8i16(<8 x i16> %a, <8 x i16> %b) {
; CHECK-LABEL: shufflevector_pick_ev_v8i16:
; CHECK: # %bb.0:
; CHECK-NEXT: vpickev.h $vr0, $vr1, $vr0
; CHECK-NEXT: ret
%c = shufflevector <8 x i16> %a, <8 x i16> %b, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
ret <8 x i16> %c
}
;; vpickev.w
define <4 x i32> @shufflevector_pick_ev_v4i32(<4 x i32> %a, <4 x i32> %b) {
; CHECK-LABEL: shufflevector_pick_ev_v4i32:
; CHECK: # %bb.0:
; CHECK-NEXT: vpickev.w $vr0, $vr1, $vr0
; CHECK-NEXT: ret
%c = shufflevector <4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
ret <4 x i32> %c
}
;; vpickev.w
define <4 x float> @shufflevector_pick_ev_v4f32(<4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: shufflevector_pick_ev_v4f32:
; CHECK: # %bb.0:
; CHECK-NEXT: vpickev.w $vr0, $vr1, $vr0
; CHECK-NEXT: ret
%c = shufflevector <4 x float> %a, <4 x float> %b, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
ret <4 x float> %c
}
;; vpickod.b
define <16 x i8> @shufflevector_pick_od_v16i8(<16 x i8> %a, <16 x i8> %b) {
; CHECK-LABEL: shufflevector_pick_od_v16i8:
; CHECK: # %bb.0:
; CHECK-NEXT: vpickod.b $vr0, $vr1, $vr0
; CHECK-NEXT: ret
%c = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15, i32 17, i32 19, i32 21, i32 23, i32 25, i32 27, i32 29, i32 31>
ret <16 x i8> %c
}
;; vpickod.h
define <8 x i16> @shufflevector_pick_od_v8i16(<8 x i16> %a, <8 x i16> %b) {
; CHECK-LABEL: shufflevector_pick_od_v8i16:
; CHECK: # %bb.0:
; CHECK-NEXT: vpickod.h $vr0, $vr1, $vr0
; CHECK-NEXT: ret
%c = shufflevector <8 x i16> %a, <8 x i16> %b, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
ret <8 x i16> %c
}
;; vpickod.w
define <4 x i32> @shufflevector_pick_od_v4i32(<4 x i32> %a, <4 x i32> %b) {
; CHECK-LABEL: shufflevector_pick_od_v4i32:
; CHECK: # %bb.0:
; CHECK-NEXT: vpickod.w $vr0, $vr1, $vr0
; CHECK-NEXT: ret
%c = shufflevector <4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
ret <4 x i32> %c
}
;; vpickod.w
define <4 x float> @shufflodector_pick_od_v4f32(<4 x float> %a, <4 x float> %b) {
; CHECK-LABEL: shufflodector_pick_od_v4f32:
; CHECK: # %bb.0:
; CHECK-NEXT: vpickod.w $vr0, $vr1, $vr0
; CHECK-NEXT: ret
%c = shufflevector <4 x float> %a, <4 x float> %b, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
ret <4 x float> %c
}
|
