File: zextLoad_and_sextLoad.ll

package info (click to toggle)
llvm-toolchain-19 1%3A19.1.7-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,998,520 kB
  • sloc: cpp: 6,951,680; ansic: 1,486,157; asm: 913,598; python: 232,024; f90: 80,126; objc: 75,281; lisp: 37,276; pascal: 16,990; sh: 10,009; ml: 5,058; perl: 4,724; awk: 3,523; makefile: 3,167; javascript: 2,504; xml: 892; fortran: 664; cs: 573
file content (124 lines) | stat: -rw-r--r-- 3,193 bytes parent folder | download | duplicates (12)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc  -O0 -mtriple=mipsel-linux-gnu -global-isel  -verify-machineinstrs %s -o -| FileCheck %s -check-prefixes=MIPS32

define i32 @load1_s8_to_zextLoad1_s32(ptr %px) {
; MIPS32-LABEL: load1_s8_to_zextLoad1_s32:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lbu $2, 0($4)
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i8, ptr %px
  %conv = zext i8 %0 to i32
  ret i32 %conv
}

define i32 @load2_s16_to_zextLoad2_s32(ptr %px) {
; MIPS32-LABEL: load2_s16_to_zextLoad2_s32:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lhu $2, 0($4)
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i16, ptr %px
  %conv = zext i16 %0 to i32
  ret i32 %conv
}

define i16 @load1_s8_to_zextLoad1_s16(ptr %px) {
; MIPS32-LABEL: load1_s8_to_zextLoad1_s16:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lbu $2, 0($4)
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i8, ptr %px
  %conv = zext i8 %0 to i16
  ret i16 %conv
}

define zeroext i16 @load1_s8_to_zextLoad1_s16_to_zextLoad1_s32(ptr %px) {
; MIPS32-LABEL: load1_s8_to_zextLoad1_s16_to_zextLoad1_s32:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lbu $2, 0($4)
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i8, ptr %px
  %conv = zext i8 %0 to i16
  ret i16 %conv
}

define i64 @load4_s32_to_zextLoad4_s64(ptr %px) {
; MIPS32-LABEL: load4_s32_to_zextLoad4_s64:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lw $2, 0($4)
; MIPS32-NEXT:    ori $3, $zero, 0
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i32, ptr %px
  %conv = zext i32 %0 to i64
  ret i64 %conv
}

define i32 @load1_s8_to_sextLoad1_s32(ptr %px) {
; MIPS32-LABEL: load1_s8_to_sextLoad1_s32:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lb $2, 0($4)
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i8, ptr %px
  %conv = sext i8 %0 to i32
  ret i32 %conv
}

define i32 @load2_s16_to_sextLoad2_s32(ptr %px) {
; MIPS32-LABEL: load2_s16_to_sextLoad2_s32:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lh $2, 0($4)
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i16, ptr %px
  %conv = sext i16 %0 to i32
  ret i32 %conv
}

define i16 @load1_s8_to_sextLoad1_s16(ptr %px) {
; MIPS32-LABEL: load1_s8_to_sextLoad1_s16:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lb $2, 0($4)
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i8, ptr %px
  %conv = sext i8 %0 to i16
  ret i16 %conv
}

define signext i16 @load1_s8_to_sextLoad1_s16_to_sextLoad1_s32(ptr %px) {
; MIPS32-LABEL: load1_s8_to_sextLoad1_s16_to_sextLoad1_s32:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lb $2, 0($4)
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i8, ptr %px
  %conv = sext i8 %0 to i16
  ret i16 %conv
}

define i64 @load4_s32_to_sextLoad4_s64(ptr %px) {
; MIPS32-LABEL: load4_s32_to_sextLoad4_s64:
; MIPS32:       # %bb.0: # %entry
; MIPS32-NEXT:    lw $2, 0($4)
; MIPS32-NEXT:    sra $3, $2, 31
; MIPS32-NEXT:    jr $ra
; MIPS32-NEXT:    nop
entry:
  %0 = load i32, ptr %px
  %conv = sext i32 %0 to i64
  ret i64 %conv
}