1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+m -global-isel -verify-machineinstrs < %s \
; RUN: -riscv-enable-copy-propagation=false | FileCheck %s --check-prefix=RV32IM
; RUN: llc -mtriple=riscv64 -mattr=+m -global-isel -verify-machineinstrs < %s \
; RUN: -riscv-enable-copy-propagation=false | FileCheck %s --check-prefix=RV64IM
; Extends to 32 bits exhaustively tested for add only.
define i8 @add_i8(i8 %a, i8 %b) {
; RV32IM-LABEL: add_i8:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: add a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: add_i8:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: addw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = add i8 %a, %b
ret i8 %0
}
define i32 @add_i8_signext_i32(i8 %a, i8 %b) {
; RV32IM-LABEL: add_i8_signext_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: slli a0, a0, 24
; RV32IM-NEXT: srai a0, a0, 24
; RV32IM-NEXT: slli a1, a1, 24
; RV32IM-NEXT: srai a1, a1, 24
; RV32IM-NEXT: add a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: add_i8_signext_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: slli a0, a0, 24
; RV64IM-NEXT: sraiw a0, a0, 24
; RV64IM-NEXT: slli a1, a1, 24
; RV64IM-NEXT: sraiw a1, a1, 24
; RV64IM-NEXT: addw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = sext i8 %a to i32
%1 = sext i8 %b to i32
%2 = add i32 %0, %1
ret i32 %2
}
define i32 @add_i8_zeroext_i32(i8 %a, i8 %b) {
; RV32IM-LABEL: add_i8_zeroext_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: andi a0, a0, 255
; RV32IM-NEXT: andi a1, a1, 255
; RV32IM-NEXT: add a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: add_i8_zeroext_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: andi a0, a0, 255
; RV64IM-NEXT: andi a1, a1, 255
; RV64IM-NEXT: addw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = zext i8 %a to i32
%1 = zext i8 %b to i32
%2 = add i32 %0, %1
ret i32 %2
}
; TODO: Handle G_IMPLICIT_DEF, which is needed to have i8 -> i64 extends working
; on RV32.
define i32 @add_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: add_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: add a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: add_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: addw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = add i32 %a, %b
ret i32 %0
}
define i32 @addi_i32(i32 %a) {
; RV32IM-LABEL: addi_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: addi a0, a0, 1234
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: addi_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: addiw a0, a0, 1234
; RV64IM-NEXT: ret
entry:
%0 = add i32 %a, 1234
ret i32 %0
}
define i32 @sub_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: sub_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: sub a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: sub_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: subw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = sub i32 %a, %b
ret i32 %0
}
define i32 @subi_i32(i32 %a) {
; RV32IM-LABEL: subi_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: addi a0, a0, -1234
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: subi_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: addiw a0, a0, -1234
; RV64IM-NEXT: ret
entry:
%0 = sub i32 %a, 1234
ret i32 %0
}
define i32 @neg_i32(i32 %a) {
; RV32IM-LABEL: neg_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: neg a0, a0
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: neg_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: negw a0, a0
; RV64IM-NEXT: ret
entry:
%0 = sub i32 0, %a
ret i32 %0
}
define i32 @sll_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: sll_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: sll a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: sll_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: sllw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = shl i32 %a, %b
ret i32 %0
}
define i32 @slli_i32(i32 %a) {
; RV32IM-LABEL: slli_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: slli a0, a0, 11
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: slli_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: slliw a0, a0, 11
; RV64IM-NEXT: ret
entry:
%0 = shl i32 %a, 11
ret i32 %0
}
define i32 @sra_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: sra_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: sra a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: sra_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: sraw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = ashr i32 %a, %b
ret i32 %0
}
define i32 @srai_i32(i32 %a) {
; RV32IM-LABEL: srai_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: srai a0, a0, 17
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: srai_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: sraiw a0, a0, 17
; RV64IM-NEXT: ret
entry:
%0 = ashr i32 %a, 17
ret i32 %0
}
define i32 @srl_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: srl_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: srl a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: srl_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: srlw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = lshr i32 %a, %b
ret i32 %0
}
define i32 @srli_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: srli_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: srli a0, a0, 23
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: srli_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: srliw a0, a0, 23
; RV64IM-NEXT: ret
entry:
%0 = lshr i32 %a, 23
ret i32 %0
}
define i32 @and_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: and_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: and a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: and_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: and a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = and i32 %a, %b
ret i32 %0
}
define i32 @andi_i32(i32 %a) {
; RV32IM-LABEL: andi_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: andi a0, a0, 1234
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: andi_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: andi a0, a0, 1234
; RV64IM-NEXT: ret
entry:
%0 = and i32 %a, 1234
ret i32 %0
}
define i32 @or_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: or_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: or a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: or_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: or a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = or i32 %a, %b
ret i32 %0
}
define i32 @ori_i32(i32 %a) {
; RV32IM-LABEL: ori_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: ori a0, a0, 1234
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: ori_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: ori a0, a0, 1234
; RV64IM-NEXT: ret
entry:
%0 = or i32 %a, 1234
ret i32 %0
}
define i32 @xor_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: xor_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: xor a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: xor_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: xor a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = xor i32 %a, %b
ret i32 %0
}
define i32 @xori_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: xori_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: xori a0, a0, 1234
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: xori_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: xori a0, a0, 1234
; RV64IM-NEXT: ret
entry:
%0 = xor i32 %a, 1234
ret i32 %0
}
define i32 @mul_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: mul_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: mul a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: mul_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: mulw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = mul i32 %a, %b
ret i32 %0
}
define i32 @sdiv_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: sdiv_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: div a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: sdiv_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: divw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = sdiv i32 %a, %b
ret i32 %0
}
define i32 @srem_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: srem_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: rem a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: srem_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: remw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = srem i32 %a, %b
ret i32 %0
}
define i32 @udiv_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: udiv_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: divu a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: udiv_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: divuw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = udiv i32 %a, %b
ret i32 %0
}
define i32 @urem_i32(i32 %a, i32 %b) {
; RV32IM-LABEL: urem_i32:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: remu a0, a0, a1
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: urem_i32:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: remuw a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = urem i32 %a, %b
ret i32 %0
}
define i64 @add_i64(i64 %a, i64 %b) {
; RV32IM-LABEL: add_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: add a0, a0, a2
; RV32IM-NEXT: sltu a2, a0, a2
; RV32IM-NEXT: add a1, a1, a3
; RV32IM-NEXT: add a1, a1, a2
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: add_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: add a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = add i64 %a, %b
ret i64 %0
}
define i64 @addi_i64(i64 %a) {
; RV32IM-LABEL: addi_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: addi a0, a0, 1234
; RV32IM-NEXT: sltiu a2, a0, 1234
; RV32IM-NEXT: add a1, a1, a2
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: addi_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: addi a0, a0, 1234
; RV64IM-NEXT: ret
entry:
%0 = add i64 %a, 1234
ret i64 %0
}
define i64 @sub_i64(i64 %a, i64 %b) {
; RV32IM-LABEL: sub_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: sub a4, a0, a2
; RV32IM-NEXT: sltu a0, a0, a2
; RV32IM-NEXT: sub a1, a1, a3
; RV32IM-NEXT: sub a1, a1, a0
; RV32IM-NEXT: mv a0, a4
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: sub_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: sub a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = sub i64 %a, %b
ret i64 %0
}
define i64 @subi_i64(i64 %a) {
; RV32IM-LABEL: subi_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: lui a2, 301
; RV32IM-NEXT: addi a3, a2, 1548
; RV32IM-NEXT: sub a2, a0, a3
; RV32IM-NEXT: sltu a0, a0, a3
; RV32IM-NEXT: sub a1, a1, a0
; RV32IM-NEXT: mv a0, a2
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: subi_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: lui a1, 301
; RV64IM-NEXT: addiw a1, a1, 1548
; RV64IM-NEXT: sub a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = sub i64 %a, 1234444
ret i64 %0
}
define i64 @neg_i64(i64 %a) {
; RV32IM-LABEL: neg_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: neg a2, a0
; RV32IM-NEXT: snez a0, a0
; RV32IM-NEXT: neg a1, a1
; RV32IM-NEXT: sub a1, a1, a0
; RV32IM-NEXT: mv a0, a2
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: neg_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: neg a0, a0
; RV64IM-NEXT: ret
entry:
%0 = sub i64 0, %a
ret i64 %0
}
; TODO: Handle G_SELECT, which is needed to have i64 shifts working on RV32.
define i64 @and_i64(i64 %a, i64 %b) {
; RV32IM-LABEL: and_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: and a0, a0, a2
; RV32IM-NEXT: and a1, a1, a3
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: and_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: and a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = and i64 %a, %b
ret i64 %0
}
define i64 @andi_i64(i64 %a) {
; RV32IM-LABEL: andi_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: andi a0, a0, 1234
; RV32IM-NEXT: li a1, 0
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: andi_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: andi a0, a0, 1234
; RV64IM-NEXT: ret
entry:
%0 = and i64 %a, 1234
ret i64 %0
}
define i64 @or_i64(i64 %a, i64 %b) {
; RV32IM-LABEL: or_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: or a0, a0, a2
; RV32IM-NEXT: or a1, a1, a3
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: or_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: or a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = or i64 %a, %b
ret i64 %0
}
define i64 @ori_i64(i64 %a) {
; RV32IM-LABEL: ori_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: ori a0, a0, 1234
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: ori_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: ori a0, a0, 1234
; RV64IM-NEXT: ret
entry:
%0 = or i64 %a, 1234
ret i64 %0
}
define i64 @xor_i64(i64 %a, i64 %b) {
; RV32IM-LABEL: xor_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: xor a0, a0, a2
; RV32IM-NEXT: xor a1, a1, a3
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: xor_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: xor a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = xor i64 %a, %b
ret i64 %0
}
define i64 @xori_i64(i64 %a) {
; RV32IM-LABEL: xori_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: xori a0, a0, 1234
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: xori_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: xori a0, a0, 1234
; RV64IM-NEXT: ret
entry:
%0 = xor i64 %a, 1234
ret i64 %0
}
define i64 @mul_i64(i64 %a, i64 %b) {
; RV32IM-LABEL: mul_i64:
; RV32IM: # %bb.0: # %entry
; RV32IM-NEXT: mul a4, a0, a2
; RV32IM-NEXT: mul a1, a1, a2
; RV32IM-NEXT: mul a3, a0, a3
; RV32IM-NEXT: mulhu a0, a0, a2
; RV32IM-NEXT: add a1, a1, a3
; RV32IM-NEXT: add a1, a1, a0
; RV32IM-NEXT: mv a0, a4
; RV32IM-NEXT: ret
;
; RV64IM-LABEL: mul_i64:
; RV64IM: # %bb.0: # %entry
; RV64IM-NEXT: mul a0, a0, a1
; RV64IM-NEXT: ret
entry:
%0 = mul i64 %a, %b
ret i64 %0
}
; TODO: Handle G_SDIV, G_SREM, G_UDIV, G_UREM for i64 on RV32. Likely will be
; dispatched to a libcall?
|
