1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -mtriple=riscv32 -mattr=+f,+d,+zfh,+m,+v -global-isel -global-isel-abort=1 -verify-machineinstrs < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,RV32
; RUN: llc -mtriple=riscv64 -mattr=+f,+d,+zfh,+m,+v -global-isel -global-isel-abort=1 -verify-machineinstrs < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,RV64
define i32 @freeze_int(i32 %x) {
; RV32-LABEL: freeze_int:
; RV32: # %bb.0:
; RV32-NEXT: mul a0, a0, a0
; RV32-NEXT: ret
;
; RV64-LABEL: freeze_int:
; RV64: # %bb.0:
; RV64-NEXT: mulw a0, a0, a0
; RV64-NEXT: ret
%y1 = freeze i32 %x
%t1 = mul i32 %y1, %y1
ret i32 %t1
}
define i5 @freeze_int2(i5 %x) {
; RV32-LABEL: freeze_int2:
; RV32: # %bb.0:
; RV32-NEXT: mul a0, a0, a0
; RV32-NEXT: ret
;
; RV64-LABEL: freeze_int2:
; RV64: # %bb.0:
; RV64-NEXT: mulw a0, a0, a0
; RV64-NEXT: ret
%y1 = freeze i5 %x
%t1 = mul i5 %y1, %y1
ret i5 %t1
}
define float @freeze_float(float %x) {
; CHECK-LABEL: freeze_float:
; CHECK: # %bb.0:
; CHECK-NEXT: fadd.s fa0, fa0, fa0
; CHECK-NEXT: ret
%y1 = freeze float %x
%t1 = fadd float %y1, %y1
ret float %t1
}
define double @freeze_double(double %x) nounwind {
; RV32-LABEL: freeze_double:
; RV32: # %bb.0:
; RV32-NEXT: addi sp, sp, -16
; RV32-NEXT: fsd fa0, 8(sp)
; RV32-NEXT: lw a0, 8(sp)
; RV32-NEXT: lw a1, 12(sp)
; RV32-NEXT: sw a0, 8(sp)
; RV32-NEXT: sw a1, 12(sp)
; RV32-NEXT: fld fa5, 8(sp)
; RV32-NEXT: fadd.d fa0, fa5, fa5
; RV32-NEXT: addi sp, sp, 16
; RV32-NEXT: ret
;
; RV64-LABEL: freeze_double:
; RV64: # %bb.0:
; RV64-NEXT: fadd.d fa0, fa0, fa0
; RV64-NEXT: ret
%y1 = freeze double %x
%t1 = fadd double %y1, %y1
ret double %t1
}
define void @freeze_half(ptr %p) {
; CHECK-LABEL: freeze_half:
; CHECK: # %bb.0:
; CHECK-NEXT: lh a1, 0(a0)
; CHECK-NEXT: sh a1, 0(a0)
; CHECK-NEXT: ret
%x = load half, ptr %p
%y1 = freeze half %x
store half %y1, ptr %p
ret void
}
define <vscale x 2 x i32> @freeze_ivec(<vscale x 2 x i32> %x) {
; CHECK-LABEL: freeze_ivec:
; CHECK: # %bb.0:
; CHECK-NEXT: ret
%y = freeze <vscale x 2 x i32> %x
ret <vscale x 2 x i32> %y
}
define <vscale x 2 x float> @freeze_fvec(<vscale x 2 x float> %x) {
; CHECK-LABEL: freeze_fvec:
; CHECK: # %bb.0:
; CHECK-NEXT: ret
%y = freeze <vscale x 2 x float> %x
ret <vscale x 2 x float> %y
}
define ptr @freeze_ptr(ptr %x) {
; CHECK-LABEL: freeze_ptr:
; CHECK: # %bb.0:
; CHECK-NEXT: addi a0, a0, 4
; CHECK-NEXT: ret
%y1 = freeze ptr %x
%t1 = getelementptr i8, ptr %y1, i64 4
ret ptr %t1
}
%struct.T = type { i32, i32 }
define i32 @freeze_struct(ptr %p) {
; RV32-LABEL: freeze_struct:
; RV32: # %bb.0:
; RV32-NEXT: lw a1, 0(a0)
; RV32-NEXT: lw a0, 4(a0)
; RV32-NEXT: add a0, a1, a0
; RV32-NEXT: ret
;
; RV64-LABEL: freeze_struct:
; RV64: # %bb.0:
; RV64-NEXT: lw a1, 0(a0)
; RV64-NEXT: lw a0, 4(a0)
; RV64-NEXT: addw a0, a1, a0
; RV64-NEXT: ret
%s = load %struct.T, ptr %p
%y1 = freeze %struct.T %s
%v1 = extractvalue %struct.T %y1, 0
%v2 = extractvalue %struct.T %y1, 1
%t1 = add i32 %v1, %v2
ret i32 %t1
}
define i32 @freeze_anonstruct(ptr %p) {
; RV32-LABEL: freeze_anonstruct:
; RV32: # %bb.0:
; RV32-NEXT: lw a1, 0(a0)
; RV32-NEXT: lw a0, 4(a0)
; RV32-NEXT: add a0, a1, a0
; RV32-NEXT: ret
;
; RV64-LABEL: freeze_anonstruct:
; RV64: # %bb.0:
; RV64-NEXT: lw a1, 0(a0)
; RV64-NEXT: lw a0, 4(a0)
; RV64-NEXT: addw a0, a1, a0
; RV64-NEXT: ret
%s = load {i32, i32}, ptr %p
%y1 = freeze {i32, i32} %s
%v1 = extractvalue {i32, i32} %y1, 0
%v2 = extractvalue {i32, i32} %y1, 1
%t1 = add i32 %v1, %v2
ret i32 %t1
}
define i32 @freeze_anonstruct2(ptr %p) {
; RV32-LABEL: freeze_anonstruct2:
; RV32: # %bb.0:
; RV32-NEXT: lh a1, 4(a0)
; RV32-NEXT: lw a0, 0(a0)
; RV32-NEXT: lui a2, 16
; RV32-NEXT: addi a2, a2, -1
; RV32-NEXT: and a1, a1, a2
; RV32-NEXT: add a0, a0, a1
; RV32-NEXT: ret
;
; RV64-LABEL: freeze_anonstruct2:
; RV64: # %bb.0:
; RV64-NEXT: lh a1, 4(a0)
; RV64-NEXT: lw a0, 0(a0)
; RV64-NEXT: lui a2, 16
; RV64-NEXT: addi a2, a2, -1
; RV64-NEXT: and a1, a1, a2
; RV64-NEXT: addw a0, a0, a1
; RV64-NEXT: ret
%s = load {i32, i16}, ptr %p
%y1 = freeze {i32, i16} %s
%v1 = extractvalue {i32, i16} %y1, 0
%v2 = extractvalue {i32, i16} %y1, 1
%z2 = zext i16 %v2 to i32
%t1 = add i32 %v1, %z2
ret i32 %t1
}
define i32 @freeze_array(ptr %p) nounwind {
; RV32-LABEL: freeze_array:
; RV32: # %bb.0:
; RV32-NEXT: lw a1, 0(a0)
; RV32-NEXT: lw a0, 4(a0)
; RV32-NEXT: add a0, a1, a0
; RV32-NEXT: ret
;
; RV64-LABEL: freeze_array:
; RV64: # %bb.0:
; RV64-NEXT: lw a1, 0(a0)
; RV64-NEXT: lw a0, 4(a0)
; RV64-NEXT: addw a0, a1, a0
; RV64-NEXT: ret
%s = load [2 x i32], ptr %p
%y1 = freeze [2 x i32] %s
%v1 = extractvalue [2 x i32] %y1, 0
%v2 = extractvalue [2 x i32] %y1, 1
%t1 = add i32 %v1, %v2
ret i32 %t1
}
|
