1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=riscv64 -mattr=+d -run-pass=instruction-select -simplify-mir -verify-machineinstrs %s -o - \
# RUN: | FileCheck -check-prefix=RV64D %s
---
name: implicit_def_gpr
legalized: true
regBankSelected: true
body: |
bb.0:
; RV64D-LABEL: name: implicit_def_gpr
; RV64D: [[DEF:%[0-9]+]]:gpr = IMPLICIT_DEF
; RV64D-NEXT: [[ADD:%[0-9]+]]:gpr = ADD [[DEF]], [[DEF]]
; RV64D-NEXT: $x10 = COPY [[ADD]]
%0:gprb(s64) = G_IMPLICIT_DEF
%1:gprb(s64) = G_ADD %0, %0
$x10 = COPY %1(s64)
...
---
name: implicit_def_copy_gpr
legalized: true
regBankSelected: true
body: |
bb.0:
; RV64D-LABEL: name: implicit_def_copy_gpr
; RV64D: [[DEF:%[0-9]+]]:gpr = IMPLICIT_DEF
; RV64D-NEXT: $x10 = COPY [[DEF]]
%0:gprb(s64) = G_IMPLICIT_DEF
%1:gprb(s64) = COPY %0(s64)
$x10 = COPY %1(s64)
...
---
name: implicit_def_fpr
legalized: true
regBankSelected: true
body: |
bb.0:
; RV64D-LABEL: name: implicit_def_fpr
; RV64D: [[DEF:%[0-9]+]]:fpr64 = IMPLICIT_DEF
; RV64D-NEXT: [[FADD_D:%[0-9]+]]:fpr64 = nofpexcept FADD_D [[DEF]], [[DEF]], 7
; RV64D-NEXT: $f10_d = COPY [[FADD_D]]
%0:fprb(s64) = G_IMPLICIT_DEF
%1:fprb(s64) = G_FADD %0, %0
$f10_d = COPY %1(s64)
...
---
name: implicit_def_copy_fpr
legalized: true
regBankSelected: true
body: |
bb.0:
; RV64D-LABEL: name: implicit_def_copy_fpr
; RV64D: [[DEF:%[0-9]+]]:fpr64 = IMPLICIT_DEF
; RV64D-NEXT: $f10_d = COPY [[DEF]]
%0:fprb(s64) = G_IMPLICIT_DEF
%1:fprb(s64) = COPY %0(s64)
$f10_d = COPY %1(s64)
...
|
